- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45010 > M30240M1-XXXFP 16-BIT, MROM, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號： | M30240M1-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, MICROCONTROLLER, PQFP80 |
| 封裝： | 0.80 MM PITCH, PLASTIC, QFP-80 |
| 文件頁數(shù)： | 76/125頁 |
| 文件大?。?/td> | 753K |
| 代理商： | M30240M1-XXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁當(dāng)前第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁
CONFIDENTIAL
56
Mitsubishi microcomputers
M16C / 24 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Preliminary Specifications REV.B
Specifications in this manual are tentative and subject to change
Universal Serial Bus
INXCSR5 (TX_FIFO_NOT_EMPTY):
The USB FCU sets this bit to a “1” when there is data in the IN FIFO. This bit in conjunction with IN_PKT_RDY
bit provides the transmit FIFO status information (see “IN (Transmit) FIFO” operation for details).
INXCSR6 (FLUSH):
The CPU writes a “1” to this bit to flush the IN FIFO. If there is one packet in the IN FIFO, a flush causes the
IN FIFO to be empty, if there are two packets in the IN FIFO, a flush causes the older packet to be flushed out
from the IN FIFO. Setting the INXCSR6 (FLUSH) bit during transmission could produce unpredictable results.
INXCSR7 (AUTO_SET):
If the CPU sets this bit to a “1”, the IN_PKT_RDY bit is set automatically by the USB FCU after the number
of bytes of data equal to the maximum packet size (MAXP) is written into the IN FIFO (see “IN (Transmit)
FIFO” operation for details).
Figure 47:
USB Endpoint x IN CSR
The USB Endpoint x OUT CSR (Control & Status Register), shown in Figure 48, contains control and
status information of the respective OUT endpoint 1-4.
OUTXCSR0 (OUT_PKT_RDY):
The USB FCU sets the this bit to a “1” after it successfully receives a packet of data from the host. This bit is
cleared by the CPU or by the USB FCU after a packet of data is unloaded from the FIFO (see “OUT (Receive)
FIFO” operation for details).
OUTXCSR1 (OVER_RUN):
This bit is used in ISO mode only to indicate to the CPU that a FIFO overrun has occurred. The USB FCU sets
this bit to a “1” at the beginning of an OUT token if the OUTXCSR0 (OUT_PKT_RDY) bit is not cleared. Setting
this bit causes the INST12 bit of the Interrupt Status Register 2 to set. The CPU writes a “0” to clear this bit.
OUTXCSR2 (SEND_STALL):
The CPU writes a “1” to this bit when the endpoint is stalled (receiver halt). The USB FCU returns a STALL
handshake while this bit is set. The CPU writes a “0” to clear this bit.
OUTXCSR3 (ISO):
The CPU sets this bit to a “1” to initialize the respective endpoint as an Isochronous endpoint for OUT trans-
actions.
INXCSR0
IN_PKT_RDY Bit (bit 0) (Write “1” only or Read)
0: In packet is not ready
1: In packet is ready
INXCSR1
UNDER_RUN Flag (bit 1) (Write “0” only or Read)
0: No FIFO underrun
1: FIFO underrun has occurred
INXCSR2
SEND_STALL Bit (bit 2)
0: No action
1: Stall IN Endpoint X by the CPU
INXCSR3
ISO Bit (bit 3)
0: Select non-isochronous transfer
1: Select isochronous transfer
INXCSR4
INTPT Bit (bit 4)
0: Select non-rate feedback interrupt transfer
1: Select rate feedback interrupt transfer
INXCSR5
TX_NOT_EPT Flag (bit 5) (Read Only - Write “0”)
0: Transmit FIFO is empty
1: Transmit FIFO is not empty
INXCSR6
FLUSH Bit (bit 6) (Write Only - Read “0”)
0: No action
1: Flush the FIFO
INXCSR7
AUTO_SET Bit (bit 7)
0: AUTO_SET disabled
1: AUTO_SET enabled
MSB
7
LSB
0
INXCSR7 INXCSR6 INXCSR5 INXCSR4 INXCSR3
INXCSR1 INXCSR0
INXCSR2
Address: 031916
Access: R/W
Reset:
0016
Address: 032116
Address: 032916
Address: 033116
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M30245MC-XXXGP | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100 |
| M30245FCGP | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| M30260F3VGP | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP48 |
| M30260M3A-XXXGP-U5 | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP48 |
| M30260M8A-XXXGP-U5 | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M30240M2 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M2-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M3 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M3-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M4 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。