參數(shù)資料
型號: M2V64S2DTP-8
廠商: Mitsubishi Electric Corporation
英文描述: 64M Synchronous DRAM
中文描述: 6400同步DRAM
文件頁數(shù): 21/51頁
文件大?。?/td> 430K
代理商: M2V64S2DTP-8
Feb.'00
MITSUBISHI LSIs
MITSUBISHI ELECTRIC
SDRAM (Rev.3.2)
64M Synchronous DRAM
M2V64S20DTP-6,-6L,-7,-7L,-8,-8L
M2V64S30DTP-6,-6L,-7,-7L,-8,-8L
M2V64S40DTP-6,-6L,-7,-7L,-8,-8L
(4-BANK x 4,194,304-WORD x 4-BIT)
(4-BANK x 2,097,152-WORD x 8-BIT)
(4-BANK x 1,048,576-WORD x 16-BIT)
21
[ Read Interrupted by Precharge ]
A burst read operation can be interrupted by a precharge of
the same bank
. READ to PRE interval is
minimum 1 CLK.
A PRE command to output disable latency is equivalent to the /CAS Latency.
Read interrupted by Precharge (BL=4)
CLK
Command
DQ
PRE
READ
Q0
Q1
Q2
Command
DQ
PRE
READ
Q0
Q1
Command
DQ
PRE
READ
Q0
Command
DQ
PRE
READ
Q0
Q1
Q2
Command
DQ
PRE
READ
Q0
Q1
Command
DQ
PRE
READ
Q0
CL=2
CL=3
相關(guān)PDF資料
PDF描述
M2V64S3DTP-6 64M Synchronous DRAM
M2V64S3DTP-8 64M Synchronous DRAM
M2V64S4DTP-6 64M Synchronous DRAM
M2V64S4DTP-7 64M Synchronous DRAM
M2V64S4DTP-8 64M Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M2V64S30BTP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M bit Synchronous DRAM
M2V64S30BTP-10 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M bit Synchronous DRAM
M2V64S30BTP-10L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M bit Synchronous DRAM
M2V64S30BTP-6 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M bit Synchronous DRAM
M2V64S30BTP-7 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M bit Synchronous DRAM