參數(shù)資料
型號: M2V64S2DTP-7
廠商: Mitsubishi Electric Corporation
英文描述: 64M Synchronous DRAM
中文描述: 6400同步DRAM
文件頁數(shù): 34/51頁
文件大?。?/td> 430K
代理商: M2V64S2DTP-7
Feb.'00
MITSUBISHI LSIs
MITSUBISHI ELECTRIC
SDRAM (Rev.3.2)
64M Synchronous DRAM
M2V64S20DTP-6,-6L,-7,-7L,-8,-8L
M2V64S30DTP-6,-6L,-7,-7L,-8,-8L
M2V64S40DTP-6,-6L,-7,-7L,-8,-8L
(4-BANK x 4,194,304-WORD x 4-BIT)
(4-BANK x 2,097,152-WORD x 8-BIT)
(4-BANK x 1,048,576-WORD x 16-BIT)
34
SWITCHING CHARACTERISTICS
(Ta=0 ~ 70'C, Vdd = VddQ = 3.3 ± 0.3V, Vss = VssQ = 0V, unless otherwise noted)
SWITCHING CHARACTERISTICS
Output Load Condition
(Ta=0 – 70'C, Vdd= VddQ= 3.3 ± 0.3V, Vss= VssQ= 0V, unless otherwise noted )
NOTE)
1. If clock rising time is longer than 1ns, (tr /2–0.5ns) should be added to the parameter.
V
OUT
50pF
Output Timing Measurement
Reference Point
CLK
1.4V
1.4V
DQ
Symbol
Parameter
Limits
Unit
-7
-8
Min.
Max.
Min.
Max.
tAC
Access time from CLK
CL=2
6
7
ns
CL=3
6
6
ns
tOH
Output Hold time
from CLK
3
3
ns
tOLZ
Delay, output low-
impedance from CLK
0
0
ns
tOHZ
Delay, output high-
impedance from CLK
2.7
6
3
6
ns
Note
*1
-6
Min.
Max.
6
3
0
3
5.4
5.4
tOHZ
tAC
CLK
DQ
1.4V
1.4V
tOH
tOLZ
CL=2
CL=3
3
3
ns
2.7
相關PDF資料
PDF描述
M2V64S2DTP-8 64M Synchronous DRAM
M2V64S3DTP-6 64M Synchronous DRAM
M2V64S3DTP-8 64M Synchronous DRAM
M2V64S4DTP-6 64M Synchronous DRAM
M2V64S4DTP-7 64M Synchronous DRAM
相關代理商/技術參數(shù)
參數(shù)描述
M2V64S2DTP-8 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M Synchronous DRAM
M2V64S30BTP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M bit Synchronous DRAM
M2V64S30BTP-10 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M bit Synchronous DRAM
M2V64S30BTP-10L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M bit Synchronous DRAM
M2V64S30BTP-6 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M bit Synchronous DRAM