參數(shù)資料
型號: M2V64S2DTP-7
廠商: Mitsubishi Electric Corporation
英文描述: 64M Synchronous DRAM
中文描述: 6400同步DRAM
文件頁數(shù): 20/51頁
文件大?。?/td> 430K
代理商: M2V64S2DTP-7
Feb.'00
MITSUBISHI LSIs
MITSUBISHI ELECTRIC
SDRAM (Rev.3.2)
64M Synchronous DRAM
M2V64S20DTP-6,-6L,-7,-7L,-8,-8L
M2V64S30DTP-6,-6L,-7,-7L,-8,-8L
M2V64S40DTP-6,-6L,-7,-7L,-8,-8L
(4-BANK x 4,194,304-WORD x 4-BIT)
(4-BANK x 2,097,152-WORD x 8-BIT)
(4-BANK x 1,048,576-WORD x 16-BIT)
20
BURST INTERRUPTION
[ Read Interrupted by Read ]
Burst read operation can be interrupted by new read of any active bank. Random column access is
allowed. READ to READ interval is minimum 1 CLK.
Read interrupted by Read (CL=2, BL=4)
[ Read Interrupted by Write ]
Burst read operation can be interrupted by write of any active bank. Random column access is allowed.
In this case, the DQ should be controlled adequately by using the DQM to prevent the bus contention.
The output is disabled automatically 1 cycle after WRITE assertion.
CLK
Command
A0-9,11
A10
BA0-1
DQ
READ
Yb
0
00
Qc0
Qc1
Qc2
Qc3
READ
Ya
0
00
Qa0
Qa1
Qa2
Qb0
READ
Yc
0
10
CLK
Command
A0-9,11
A10
BA0-1
DQ
ACT
Xa
Xa
00
Read interrupted by Write (CL=2, BL=4)
READ
Ya
0
00
Qa0
Da0
Da1
Da2
DQM
Write
Ya
0
00
Da3
Output disable by DQM
by WRITE
相關(guān)PDF資料
PDF描述
M2V64S2DTP-8 64M Synchronous DRAM
M2V64S3DTP-6 64M Synchronous DRAM
M2V64S3DTP-8 64M Synchronous DRAM
M2V64S4DTP-6 64M Synchronous DRAM
M2V64S4DTP-7 64M Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M2V64S2DTP-8 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M Synchronous DRAM
M2V64S30BTP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M bit Synchronous DRAM
M2V64S30BTP-10 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M bit Synchronous DRAM
M2V64S30BTP-10L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M bit Synchronous DRAM
M2V64S30BTP-6 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M bit Synchronous DRAM