參數(shù)資料
型號(hào): LTC6990IS6#TRPBF
廠商: LINEAR TECHNOLOGY CORP
元件分類: XO, clock
英文描述: VCO, 0.000488 MHz - 2 MHz
封裝: LEAD FREE, PLASTIC, TSOT-23, 6 PIN
文件頁(yè)數(shù): 14/28頁(yè)
文件大?。?/td> 310K
代理商: LTC6990IS6#TRPBF
LTC6990
21
6990f
6990 F17
LTC6990
OE
GND
SET
OUT
V+
DIV
C1
0.1μF
R1
R2
RSET
V+
DIV
SET
OUT
GND
OE
C1
R1
R2
V+
RSET
DCB PACKAGE
OE
GND
SET
OUT
V+
DIV
R2
V+
RSET
TSOT-23 PACKAGE
R1
C1
Figure 17. Supply Bypassing and PCB Layout
APPLICATIONS INFORMATION
SUPPLY BYPASSING AND PCB LAYOUT GUIDELINES
The LTC6990 is a 2.2% accurate silicon oscillator when
used in the appropriate manner. The part is simple to use
and by following a few rules, the expected performance
is easily achieved. The most important use issues involve
adequate supply bypassing and proper PCB layout.
Figure 17 shows example PCB layouts for both the SOT-23
and DCB packages using 0603 sized passive components.
The layouts assume a two layer board with a ground plane
layer beneath and around the LTC6990. These layouts are
a guide and need not be followed exactly.
1. Connect the bypass capacitor, C1, directly to the V+ and
GND pins using a low inductance path. The connection
from C1 to the V+ pin is easily done directly on the top
layer. For the DCB package, C1’s connection to GND is
also simply done on the top layer. For the SOT-23, OUT
can be routed through the C1 pads to allow a good C1
GND connection. If the PCB design rules do not allow
that, C1’s GND connection can be accomplished through
multiple vias to the ground plane. Multiple vias for both
the GND pin connection to the ground plane and the
C1 connection to the ground plane are recommended
to minimize the inductance. Capacitor C1 should be a
0.1μF ceramic capacitor.
2. Place all passive components on the top side of the
board. This minimizes trace inductance.
3. Place RSET as close as possible to the SET pin and
make a direct, short connection. The SET pin is a
current summing node and currents injected into this
pin directly modulate the operating frequency. Having
a short connection minimizes the exposure to signal
pickup.
4. Connect RSET directly to the GND pin. Using a long path
or vias to the ground plane will not have a signicant
affect on accuracy, but the direct, short connection is
recommended and easy to apply.
5. Use a ground trace to shield the SET pin. This provides
another layer of protection from radiated signals.
6. Place R1 and R2 close to the DIV pin. A direct, short
connection to the DIV pin minimizes the external signal
coupling.
相關(guān)PDF資料
PDF描述
LTP-537HR
LTS-313AG
LTS-313AY
LTS-360G
LTS-4910AHR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC6990MPS6#PBF 制造商:Linear Technology 功能描述:SC-Timing, Cut Tape VCO with Confirgurable Gain and Voltage Range, MP
LTC6990MPS6#TRMPBF 功能描述:IC VCO CONFIG GAIN/VOLT TSOT23-6 RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 可編程計(jì)時(shí)器和振蕩器 系列:TimerBlox® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:45 系列:- 類型:溫度 - 補(bǔ)償晶體振蕩器(TCXO) 計(jì)數(shù):- 頻率:25MHz 電源電壓:3.135 V ~ 3.465 V 電流 - 電源:1.5mA 工作溫度:-40°C ~ 85°C 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 包裝:管件 供應(yīng)商設(shè)備封裝:16-SOIC W 安裝類型:表面貼裝
LTC6990MPS6#TRPBF 功能描述:IC VCO CONFIG GAIN/VOLT TSOT23-6 RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 可編程計(jì)時(shí)器和振蕩器 系列:TimerBlox® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:45 系列:- 類型:溫度 - 補(bǔ)償晶體振蕩器(TCXO) 計(jì)數(shù):- 頻率:25MHz 電源電壓:3.135 V ~ 3.465 V 電流 - 電源:1.5mA 工作溫度:-40°C ~ 85°C 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 包裝:管件 供應(yīng)商設(shè)備封裝:16-SOIC W 安裝類型:表面貼裝
LTC6991 制造商:LINER 制造商全稱:Linear Technology 功能描述:TimerBlox: Resettable, Low Frequency Oscillator
LTC6991CDCB#TRMPBF 功能描述:IC OSC SILICON 977HZ 6-DFN RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 可編程計(jì)時(shí)器和振蕩器 系列:TimerBlox® 標(biāo)準(zhǔn)包裝:3,000 系列:- 類型:振蕩器 - 晶體 計(jì)數(shù):- 頻率:- 電源電壓:2.3 V ~ 5.5 V 電流 - 電源:1.07mA 工作溫度:-30°C ~ 80°C 封裝/外殼:SOT-665 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:SS迷你型-5D 安裝類型:表面貼裝 其它名稱:AN8955SSMTXLTR