參數(shù)資料
型號(hào)： LTC4270AIUKG#TRPBF
廠商： LINEAR TECHNOLOGY CORP
元件分類： 模擬信號(hào)調(diào)理
英文描述： SPECIALTY ANALOG CIRCUIT, PQCC52
封裝： 8 X 7 MM, LEAD FREE, PLASTIC, QFN-52
文件頁(yè)數(shù)： 5/32頁(yè)
文件大?。?/td> 344K
代理商： LTC4270AIUKG#TRPBF
LTC4270/LTC4271
13
42701fa
PIN FUNCTIONS
LTC4270
SENSEn (Pins 1, 4, 8, 11, 15, 18, 21, 24, 30, 33, 37,
40): Port n Current Sense Input. SENSEn monitors the
external MOSFET current via a 0.5Ω or 0.25Ω sense
resistor between SENSEn and VEE. Whenever the voltage
across the sense resistor exceeds the overcurrent detection
threshold VCUT, the current limit fault timer counts up. If
the voltage across the sense resistor reaches the current
limit threshold VLIM, the GATEn pin voltage is lowered to
maintain constant current in the external MOSFET. See
unused, the SENSEn pin must be tied to VEE.
GATEn (Pins 2, 5, 9, 12, 16, 19, 22, 25, 29, 32, 36, 39):
Port n Gate Drive. GATEn should be connected to the gate
of the external MOSFET for port n. When the MOSFET is
turned on, the gate voltage is driven to 12V (typ) above
VEE. During a current limit condition, the voltage at GATEn
will be reduced to maintain constant current through the
external MOSFET. If the fault timer expires, GATEn is pulled
down, turning the MOSFET off and recording a port fault
event. If the port is unused, float the GATEn pin.
OUTn (Pins 3, 6, 10, 13, 17, 20, 23, 26, 28, 31, 35, 38):
Port n Output Voltage Monitor. OUTn should be connected
to the output port. A current limit foldback circuit limits
the power dissipation in the external MOSFET by reducing
the current limit threshold when the drain-to-source volt-
age exceeds 10V. The port n Power Good bit is set when
the voltage from OUTn to VEE drops below 2.4V (typ). A
500k resistor is connected internally from OUTn to AGND
when the port is idle. If the port is unused, the OUTn pin
must be floated.
CAP2 (Pin 7): Analog Internal 4.3V Power Supply Bypass
Capacitor. Connect 0.1μF ceramic cap to VEE.
XIO0 (Pin 14): General Purpose Digital Input Output. Logic
signal between VEE and VEE + 4.3V. Internal pull up.
XIO1 (Pin 27): General Purpose Digital Input Output. Logic
signal between VEE and VEE + 4.3V. Internal pull up.
AGND (Pin 34): Analog Ground. Connect AGND to the
return for the VEE supply.
VEE (Pins 41, 51, 52): Main PoE Supply Input. Connect to
a –45V to –57V supply, relative to AGND. Voltage depends
on PSE type (Type 1, Type 2 or LTPoE++.)
DNA (Pin 47): Data Transceiver Negative Input Output
(Analog). Connect to DND through a data transformer.
DPA (Pin 48): Data Transceiver Positive Input Output
(Analog). Connect to DPD through a data transformer.
CNA (Pin 49): Clock Transceiver Negative Input Output
(Analog). Connect to CND through a data transformer.
CPA (Pin 50): Clock Transceiver Positive Input Output
(Analog). Connect to CPD through a data transformer.
VSSK (Exposed Pad Pin 53): Kelvin Sense to VEE. Connect
to sense resistor common node. Do not connect directly
to VEE plane. See Layout Guide.
Common Pins
NC, DNC (LTC4271 Pins 7,13; LTC4270 Pins 42, 43, 44,
45, 46): All pins identified with “NC” or “DNC” must be
left unconnected.
LTC4271
AD0 (Pin 1): Address Bit 0. Tie the address pins high or low
to set the starting I2C serial address to which the LTC4271
responds. The chip will respond to this address plus the
next two incremental addresses. The base address of the
first four ports will be (A610A3A2A1A0)b. The second and
third groups of four ports will respond at the next two
logical addresses. Internally pulled up to VDD.
AD1 (Pin 2): Address Bit 1. See AD0.
AD2 (Pin 3): Address Bit 2. See AD0.
AD3 (Pin 4): Address Bit 3. See AD0.
AD6 (Pin 5): Address Bit 6. See AD0.
MID (Pin 6): Midspan Mode Input. When high, the LTC4271
acts as a midspan device. Internally pulled down to DGND.
相關(guān)PDF資料
PDF描述
LTC4270AIUKG#PBF SPECIALTY ANALOG CIRCUIT, PQCC52
LTC4274CIUHF#PBF POWER SUPPLY MANAGEMENT CKT, PQCC38
LTC4274AIUHF-4#TRPBF POWER SUPPLY MANAGEMENT CKT, PQCC38
LTC4274AIUHF-3#PBF POWER SUPPLY MANAGEMENT CKT, PQCC38
LTC4274AIUHF-2#TRPBF POWER SUPPLY MANAGEMENT CKT, PQCC38
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC4270BIUKG#PBF 制造商:Linear Technology 功能描述:POE Controller 25.5W 52-Pin QFN EP 制造商:Linear Technology 功能描述:Bulk 制造商:Linear Technology 功能描述:IC POE LTPOE 12-PORT PSE 52-QFN 制造商:Linear Technology 功能描述:IC PSE CONTROLLER 3.3V QFN-52 制造商:Linear Technology 功能描述:PSE CNTRL 12 PORT 25.5W 1M 制造商:Linear Technology 功能描述:IC, PSE CONTROLLER, 3.3V, QFN-52; Input Voltage:3.3V; Supply Current:10mA; UVLO:25V; Digital IC Case Style:QFN; No. of Pins:52; Frequency:1MHz; Operating Temperature Min:-40C; Operating Temperature Max:85C; Package / Case:52-QFN ;RoHS Compliant: Yes
LTC4270BIUKG#PBF 制造商:Linear Technology 功能描述:IC, PSE CONTROLLER, 3.3V, QFN-52
LTC4270BIUKG#TRPBF 制造商:Linear Technology 功能描述:POE Controller 25.5W 52-Pin QFN EP 制造商:Linear Technology 功能描述:PSE CONTROLLER, 12PORT, 57V, QFN-52; Supply Current:10mA; UVLO:25V; Digital IC Case Style:QFN; No. of Pins:52; Duty Cycle (%):6.3%; Frequency:1MHz; Operating Temperature Min:-40C; Operating Temperature Max:85C ;RoHS Compliant: Yes
LTC4270CIUKG#PBF 制造商:Linear Technology 功能描述:POE Controller 13W 52-Pin QFN EP 制造商:Linear Technology 功能描述:IC POE LTPOE 12-PORT PSE 52-QFN 制造商:Linear Technology 功能描述:PSE CNTRL 12 PORT 13W 1MHZ 制造商:Linear Technology 功能描述:IC PSE CONTROLLER 3.3V QFN-52 制造商:Linear Technology 功能描述:IC, PSE CONTROLLER, 3.3V, QFN-52; Input Voltage:3.3V; Supply Current:10mA; UVLO:25V; Digital IC Case Style:QFN; No. of Pins:52; Frequency:1MHz; Operating Temperature Min:-40C; Operating Temperature Max:85C; Package / Case:52-QFN ;RoHS Compliant: Yes
LTC4270CIUKG#PBF 制造商:Linear Technology 功能描述:IC PSE CONTROLLER 3.3V QFN-52 制造商:Linear Technology 功能描述:IC, PSE CONTROLLER, 3.3V, QFN-52
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*