參數(shù)資料
型號(hào): LT3582EUD#PBF
廠商: LINEAR TECHNOLOGY CORP
元件分類(lèi): 穩(wěn)壓器
英文描述: 0.72 A SWITCHING REGULATOR, PQCC16
封裝: 3 X 3 MM, LEAD FREE, PLASTIC, MO-220WEED-2, QFN-16
文件頁(yè)數(shù): 8/28頁(yè)
文件大?。?/td> 315K
代理商: LT3582EUD#PBF
LT3582/LT3582-5/LT3582-12
16
3582512fb
tion voltage, the remaining output is activated and ramps
under control of its respective RAMP pin (see Figure 8).
The power-up sequencing concludes when both outputs
have reached regulation.
Evaluating PUSEQ Settings (LT3582 Only): After SHDN
rises, the LT3582 uses the PUSEQ conguration found
in OTP. The effects of differing PUSEQ settings can be
observed without writing to OTP by taking the following
actions:
1. Write the SWOFF bit high, stopping both converters
and discharging the RAMP pins.
2. Write the desired settings to the PUSEQ bits in REG2.
3. Set the RSEL2 bit high which selects the REG2 con-
guration settings.
4. Write SWOFF low which restarts both converters.
This will initiate the desired power-up sequence that can
be observed with an oscilloscope.
Power-Down Discharge (PDDIS bit)
The PDDIS bit is used to enable power-down discharge.
This bit is pre-congured to a “1” for the LT3582-5 and
LT3582-12, thus enabling power-down discharge.Setting
PDDIS = 0 disables the power-down discharge causing
the chip to shut down immediately after SHDN falls.
APPLICATIONS INFORMATION
The PDDIS bit must only be set in conjunction with
PUSEQ being set to 11. Driving SHDN low, with power-
down discharge enabled (PDDIS = 1) causes the chip to
power-down after rst discharging the output voltages.
Specically, driving SHDN low causes the following se-
quence of events to happen:
1. Both converters are turned off.
2. Discharge currents are enabled to discharge the output
capacitors
See Electrical Characteristics for IVOUTP-PDS and
ICAPP-PDS which help discharge VOUTP and CAPP
See Electrical Characteristics for IVOUTN-PDS which
helps discharge VOUTN
3. The chip waits until the output voltages have discharged
to within ~0.5V to ~1.5V of ground.
4. Discharge currents are disabled and the LT3582 powers
down.
Since the LT3582 series won’t power-down until both
outputs are discharged (when power-down sequencing is
enabled), make sure VOUTP and VOUTN can be grounded.
This is not a problem in most topologies. However, read
the section
Output Disconnect Operating Limits for ad-
ditional information.
Figure 8. Power-Up Sequencing (PUSEQ = 10)
3582512 F08
VVOUTP
5V/DIV
VVOUTN
5V/DIV
VRAMPP
0.5V/DIV
VRAMPN
0.5V/DIV
5ms/DIV
RAMPN
RAMPP
相關(guān)PDF資料
PDF描述
LT3640EFE#TRPBF 3.4 A DUAL SWITCHING CONTROLLER, 2350 kHz SWITCHING FREQ-MAX, PDSO28
LT3640IFE#TRPBF 3.4 A DUAL SWITCHING CONTROLLER, 2350 kHz SWITCHING FREQ-MAX, PDSO28
LT3640IUFD#PBF 3.4 A DUAL SWITCHING CONTROLLER, 2350 kHz SWITCHING FREQ-MAX, PQCC28
LT3640EUFD#TRPBF 3.4 A DUAL SWITCHING CONTROLLER, 2350 kHz SWITCHING FREQ-MAX, PQCC28
LT3640IUFD#TRPBF 3.4 A DUAL SWITCHING CONTROLLER, 2350 kHz SWITCHING FREQ-MAX, PQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LT3582EUDTRPBF 制造商:LINER 制造商全稱(chēng):Linear Technology 功能描述:I2C Programmable Boost and Single Inductor Inverting DC/DC Converters with OTP
LT3585-0 制造商:LINER 制造商全稱(chēng):Linear Technology 功能描述:Photofl ash Chargers with Adjustable Input Current and IGBT Drivers
LT3585EDDB-0 制造商:LINER 制造商全稱(chēng):Linear Technology 功能描述:Photofl ash Chargers with Adjustable Input Current and IGBT Drivers
LT3585EDDB-0#TRPBF 功能描述:IC CHARGER PHOTOFLASH 10-DFN RoHS:是 類(lèi)別:集成電路 (IC) >> PMIC - 電源管理 - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:手持/移動(dòng)設(shè)備 電流 - 電源:- 電源電壓:3 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:14-LLP-EP(4x4) 包裝:Digi-Reel® 配用:LP3905SD-30EV-ND - BOARD EVALUATION LP3905SD-30 其它名稱(chēng):LP3905SD-30DKR
LT3585EDDB-1 制造商:LINER 制造商全稱(chēng):Linear Technology 功能描述:Photofl ash Chargers with Adjustable Input Current and IGBT Drivers