- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄44717 > LP3972SQXA413 (NATIONAL SEMICONDUCTOR CORP) 1-CHANNEL POWER SUPPLY SUPPORT CKT, QCC40 PDF資料下載
參數(shù)資料
| 型號： | LP3972SQXA413 |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 電源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, QCC40 |
| 封裝： | 5 X 5 MM, LLP-40 |
| 文件頁數(shù)： | 9/60頁 |
| 文件大?。?/td> | 1171K |
| 代理商： | LP3972SQXA413 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
I2C Compatible Serial Interface Electrical Specifications (SDA and SCL)
Unless otherwise noted, V
IN = 3.6V. Typical values and limits appearing in normal type apply for TJ = 25°C. Limits appearing in
boldface
type apply over the entire junction temperature range for operation, 40°C to +125°C. (Note 2, Note 6) and (Note 9)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
V
IL
Low Level Input Voltage
0.5
0.3 V
RTC
V
IH
High Level Input Voltage
0.7 V
RTC
V
RTC
V
OL
Low Level Output Voltage
0
0.2 V
TRC
I
OL
Low Level Output Current
V
OL = 0.4V (Note 14)
3.0
mA
F
CLK
Clock Frequency
400
kHz
t
BF
Bus-Free Time Between Start and Stop
1.3
μs
t
HOLD
Hold Time Repeated Start Condition
0.6
μs
t
CLKLP
CLK Low Period
1.3
μs
t
CLKHP
CLK High Period
0.6
μs
t
SU
Set Up Time Repeated Start Condition
0.6
μs
t
DATAHLD
Data Hold Time
0
μs
t
CLKSU
Data Set Up Time
100
ns
T
SU
Set Up Time for Start Condition
0.6
μs
T
TRANS
Maximum Pulse Width of Spikes that Must
be Suppressed by the Input Filter of Both
DATA & CLK Signals
50
ns
Note 1:
Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the
device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the
Electrical Characteristics tables.
Note 2:
All voltages are with respect to the potential at the GND pin.
Note 3:
In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be
derated. Maximum ambient temperature (TA-MAX) is dependent on the maximum operating junction temperature (TJ-MAX-OP = 125°C), the maximum power
dissipation of the device in the application (PD-MAX), and the junction-to ambient thermal resistance of the part/package in the application (
θ
JA), as given by the
following equation: TA-MAX = TJ-MAX-OP – (
θ
JA x PD-MAX).
Note 4:
Junction-to-ambient thermal resistance (
θ
JA) is taken from a thermal modeling result, performed under the conditions and guidelines set forth in the
JEDEC standard JESD51–7. The test board is a 4-layer FR-4 board measuring 102 mm x 76 mm x 1.6 mm with a 2x1 array of thermal vias. The ground plane
on the board is 50 mm x 50 mm. Thickness of copper layers are 36 m/1.8 m/18 m/36 m (1.5 oz/1 oz/1 oz/1.5 oz). Ambient temperature in simulation is 22°
C, still air. Power dissipation is 1W. Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum
power dissipation exists, special care must be paid to thermal dissipation issues in board design. The value of
θ
JA of this product can vary significantly, depending
on PCB material, layout, and environmental conditions. In applications where high maximum power dissipation exists (high V
IN, high IOUT), special care must be
paid to thermal dissipation issues. For more information on these topics, please refer to Application Note 1187: Leadless Leadframe Package (LLP) and the Power
Efficiency and Power Dissipation section of this datasheet.
Note 5:
The Human body model is a 100 pF capacitor discharged through a 1.5 k
resistor into each pin. (MIL-STD-883 3015.7) The machine model is a 200
pF capacitor discharged directly into each pin. (EAIJ)
Note 6:
All limits guaranteed at room temperature (standard typeface) and at temperature extremes (bold typeface). All room temperature limits are production
tested, guaranteed through statistical analysis or guaranteed by design. All limits at temperature extremes are guaranteed via correlation using standard Statistical
Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).
Note 7:
Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value.
Note 8:
Back-up battery charge current is programmable via the I2C compatible interface. Refer to the Application Section for more information.
Note 9:
The I2C signals behave like open-drain outputs and require an external pull-up resistor on the system module in the 2 k
to 20 k range.
Note 10:
LDO_RTC voltage can track LDO3 voltage. LP3972 has a tracking function (nIO_TRACK). When enabled, LDO_RTC voltage will track LDO3 voltage
within 200mV down to 2.8V when LDO3 is enabled
Note 11:
V
IN minimum for line regulation values is 2.7V for LDOs 1–3 and 1.8V for LDOs 4 and 5. Condition does not apply to input voltages below the minimum
input operating voltage.
Note 12:
The input voltage range recommended for ideal applications performance for the specified output voltages is given below:
V
IN = 2.7V to 5.5V for 0.80V < VOUT < 1.8V
V
IN = (VOUT+ 1V) to 5.5V for 1.8V ≤ VOUT ≤ 3.3V
Note 13:
Test condition: for V
OUT less than 2.7V, VIN = 3.6V; for VOUT greater than or equal to 2.7V, VIN = VOUT+ 1V.
Note 14:
This electrical specification is guaranteed by design.
Note 15:
An increase in the load current results in a slight decrease in the output voltage and vice versa.
Note 16:
Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value. This specification does not apply
for input voltages below 2.7V for LDOs 1–3 and 1.8V for LDOs 4 and 5.
17
www.national.com
LP3972
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LP3972SQX-5810 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, QCC40 |
| LP3972SQXA514 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, QCC40 |
| LP3972SQ-5810 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, QCC40 |
| LP3972SQXE514 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, QCC40 |
| LPB48DP | 2-OUTPUT 75 W DC-DC REG PWR SUPPLY MODULE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LP3972SQX-A413 | 功能描述:PMIC 解決方案 RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| LP3972SQX-A413/NOPB | 功能描述:PMIC 解決方案 RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| LP3972SQXA514 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Power Management Unit for Advanced Application Processors |
| LP3972SQX-A514 | 功能描述:PMIC 解決方案 RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| LP3972SQX-A514/NOPB | 功能描述:PMIC 解決方案 RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。