- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385492 > LMX2485_0610 (National Semiconductor Corporation) 50 MHz - 3.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 800 MHz Integer PLL PDF資料下載
參數(shù)資料
| 型號(hào)： | LMX2485_0610 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 50 MHz - 3.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 800 MHz Integer PLL |
| 中文描述： | 50兆赫- 3.0 GHz的高性能Δ-Σ低功耗雙PLLatinum⑩頻率合成器與800兆赫整數(shù)鎖相環(huán) |
| 文件頁數(shù)： | 5/37頁 |
| 文件大?。?/td> | 881K |
| 代理商： | LMX2485_0610 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
Electrical Characteristics
(V
CC
= 3.0V; -40C
≤
T
A
≤
+85C unless otherwise specified) (Continued)
Symbol
Parameter
Conditions
Value
Typ
Units
Min
Max
PHASE NOISE
L
F1Hz
RF
RF Synthesizer
Normalized Phase Noise
Contribution (Note 7)
RF_CPG = 0
RF_CPG = 1
RF_CPG = 3
RF_CPG = 7
RF_CPG = 15
-202
-202
-206
-208
-210
dBc/Hz
L
F1Hz
IF
IF Synthesizer
Normalized Phase Noise
Contribution
-209
dBc/Hz
DIGITAL INTERFACE (DATA, CLK, LE, ENOSC, CE, Ftest/LD, FLoutRF)
V
IH
High-Level Input Voltage
V
IL
Low-Level Input Voltage
I
IH
High-Level Input Current V
IH
= V
CC
I
IL
Low-Level Input Current
High-Level Output
Voltage
Low-Level Output
Voltage
MICROWIRE INTERFACE TIMING
Data to Clock Set Up
Time
t
CH
Data to Clock Hold Time See MICROWIRE Input Timing
t
CWH
Clock Pulse Width High
t
CWL
Clock Pulse Width Low
Clock to Load Enable
Set Up Time
Load Enable Pulse
Width
1.6
V
CC
0.4
1.0
1.0
V
V
μA
μA
-1.0
-1.0
V
IL
= 0 V
V
OH
I
OH
= -500 μA
V
CC
-0.4
V
V
OL
I
OL
= 500 μA
0.4
V
t
CS
See MICROWIRE Input Timing
25
ns
8
ns
ns
ns
See MICROWIRE Input Timing
See MICROWIRE Input Timing
25
25
t
ES
See MICROWIRE Input Timing
25
ns
t
EW
See MICROWIRE Input Timing
25
ns
Note 3:
A slew rate of at least 100 V/uS is recommended for frequencies below 500 MHz for optimal performance.
Note 4:
For Phase Detector Frequencies above 20 MHz, Cycle Slip Reduction (CSR) may be required. Legal divide ratios are also required.
Note 5:
Refer to table in Section
2.4.2 RF_CPG -- RF PLL Charge Pump Gain for complete listing of charge pump currents.
Note 6:
In order to measure the in-band spur, the fractional word is chosen such that when reduced to lowest terms, the fractional numerator is one. The spur offset
frequency is chosen to be the comparison frequency divided by the reduced fractional denominator. The loop bandwidth must be sufficiently wide to negate the
impact of the loop filter. Measurement conditions are: Spur Offset Frequency = 10 kHz, Loop Bandwidth = 100 kHz, Fraction = 1/2000, Comparison Frequency =
20 MHz, RF_CPG = 7, DITH = 0, and a 4th Order Modulator (FM = 0). These are relatively consistent over tuning range.
Note 7:
Normalized Phase Noise Contribution is defined as: L
(f) = L(f) – 20log(N) – 10log(f
) where L(f) is defined as the single side band phase noise
measured at an offset frequency, f, in a 1 Hz Bandwidth. The offset frequency, f, must be chosen sufficiently smaller than the PLL loop bandwidth, yet large enough
to avoid substantial phase noise contribution from the reference source. Measurement conditions are: Offset Frequency = 11 kHz, Loop Bandwidth = 100 kHz for
RF_CPG = 7, Fraction = 1/2000, Comparison Frequency = 20 MHz, FM = 0, DITH = 0.
MICROWIRE INPUT TIMING DIAGRAM
20087775
L
www.national.com
5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMX2486 | 1.0 GHz - 4.5 GHz High Performance Delta-Sigma Low Power Dual PLLatinum TM Frequency Synthesizers with 3.0 GHz Integer PLL |
| LMX2487E | 7.5 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 3.0 GHz Integer PLL |
| LMX2487ESQ | 7.5 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 3.0 GHz Integer PLL |
| LMX2487ESQX | 7.5 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 3.0 GHz Integer PLL |
| LMX2515 | PLLatinum⑩ Frequency Synthesizer System with Integrated VCO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMX24856211EVAL | 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 LMX2485 & LM6211 ACTIVE FILTER RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評(píng)估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| LMX2485E | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:50 MHz - 3.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum? Frequency Synthesizers with 800 MHz Integer PLL |
| LMX2485E EVAL | 功能描述:BOARD EVALUATION LMX2485E RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| LMX2485E EVAL/NOPB | 功能描述:鎖相環(huán) - PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| LMX2485EEVAL | 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 LMX2485E EVAL BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評(píng)估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。