- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385492 > LMX2485_0610 (National Semiconductor Corporation) 50 MHz - 3.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 800 MHz Integer PLL PDF資料下載
參數(shù)資料
| 型號： | LMX2485_0610 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 50 MHz - 3.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 800 MHz Integer PLL |
| 中文描述： | 50兆赫- 3.0 GHz的高性能Δ-Σ低功耗雙PLLatinum⑩頻率合成器與800兆赫整數(shù)鎖相環(huán) |
| 文件頁數(shù)： | 23/37頁 |
| 文件大?。?/td> | 881K |
| 代理商： | LMX2485_0610 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
Functional Description
(Note 9)
(Continued)
known. This all assumes a second order filter (not counting
the pole at 0 Hz). However, it is generally recommended that
the loop filter order be one greater than the order of the delta
sigma modulator, which means that a second order filter is
never recommended. In this case, the value for R2p is
typically about 80% of what it would be for a second order
filter. Because the Fastlock disengagement glitch gets larger
and it is harder to keep the loop filter optimized as the K
value becomes larger, designing for the largest possible
value for K usually, but not always yields the best improve-
ment in lock time. To get a more accurate estimate requires
more simulation tools, or trial and error.
1.8.3 Capacitor Dielectric Considerations for Lock
Time
The LMX2485 has a high fractional modulus and high
charge pump gain for the lowest possible phase noise. One
consideration is that the reduced N value and higher charge
pump may cause the capacitors in the loop filter to become
larger in value. For larger capacitor values, it is common to
have a trade-off between capacitor dielectric quality and
physical size. Using film capacitors or NPO/COG capacitors
yields the best possible lock times, where as using X7R or
Z5R capacitors can increase lock time by 0 – 500%. How-
ever, it is a general tendency that designs that use a higher
compare frequency tend to be less sensitive to the effects of
capacitor dielectrics. Although the use of lesser quality di-
electric capacitors may be unavoidable in many circum-
stances, allowing a larger footprint for the loop filter capaci-
tors, using a lower charge pump current, and reducing the
fractional modulus are all ways to reduce capacitor values.
Capacitor dielectrics have very little impact on phase noise
and spurs.
1.9 FRACTIONAL SPUR AND PHASE NOISE
CONTROLS
Control of the fractional spurs is more of an art than an exact
science. The first differentiation that needs to be made is
between primary fractional and sub-fractional spurs. The
primary fractional spurs are those that occur at increments of
the channel spacing only. The sub-fractional spurs are those
that occur at a smaller resolution than the channel spacing,
usually one-half or one-fourth. There are trade-offs between
fractional spurs, sub-fractional spurs, and phase noise. The
rules of thumb presented in this section are just that. There
will be exceptions. The bits that impact the fractional spurs
are FM and DITH, and these bits should be set in this order.
The first step to do is choose FM, for the delta sigma
modulator order. It is recommended to start with FM = 3 for
a third order modulator and use strong dithering. In general,
there is a trade-off between primary and sub-fractional
spurs. Choosing the highest order modulator (FM = 0 for 4th
order) typically provides the best primary fractional spurs,
but the worst sub-fractional spurs. Choosing the lowest
modulator order (FM = 2 for 2nd order), typically gives the
worst primary fractional spurs, but the best sub-fractional
spurs. Choosing FM = 3, for a 3rd order modulator is a
compromise.
The second step is to choose DITH, for dithering. Dithering
has a very small impact on primary fractional spurs, but a
much larger impact on sub-fractional spurs. The only prob-
lem is that it can add a few dB of phase noise, or even more
if the loop bandwidth is very wide. Disabling dithering (DITH
= 0), provides the best phase noise, but the sub-fractional
spurs are worst (except when the fractional numerator is 0,
and in this case, they are the best). Choosing strong dither-
ing (DITH = 2) significantly reduces sub-fractional spurs, if
not eliminating them completely, but adds the most phase
noise. Weak dithering (DITH = 1) is a compromise.
The third step is to tinker with the fractional word. Although
1/10 and 400/4000 are mathematically the same, expressing
fractions with much larger fractional numerators often im-
prove the fractional spurs. Increasing the fractional denomi-
nator only improves spurs to a point. A good practical limit
could be to keep the fractional denominator as large as
possible, but not to exceed 4095, so it is not necessary to
use the extended fractional numerator or denominator.
This steps can be done in different orders and it might take
a few iterations to find the optimum performance. Special
considerations should be taken for lower frequencies that
are below about 100 MHz. In addition squaring up the wave,
it is often helpful to use lowest terms fractions instead of
highest terms fractions.Also, dithering may turn out to not be
so useful. All the things are to introduce a methodical way of
thinking about optimizing spurs, not an exact method. There
will be exceptions to all these rules.
Note 9:
For more information concerning delta-sigma PLLs, loop filter design, cycle slip reduction, Fastlock, and many other topics, visit wireless.national.com. Here
there is the EasyPLL simulation tool and an online reference called "PLL Performance, Simulation, and Design", by Dean Banerjee.
L
www.national.com
23
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMX2486 | 1.0 GHz - 4.5 GHz High Performance Delta-Sigma Low Power Dual PLLatinum TM Frequency Synthesizers with 3.0 GHz Integer PLL |
| LMX2487E | 7.5 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 3.0 GHz Integer PLL |
| LMX2487ESQ | 7.5 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 3.0 GHz Integer PLL |
| LMX2487ESQX | 7.5 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 3.0 GHz Integer PLL |
| LMX2515 | PLLatinum⑩ Frequency Synthesizer System with Integrated VCO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMX24856211EVAL | 功能描述:時鐘和定時器開發(fā)工具 LMX2485 & LM6211 ACTIVE FILTER RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| LMX2485E | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:50 MHz - 3.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum? Frequency Synthesizers with 800 MHz Integer PLL |
| LMX2485E EVAL | 功能描述:BOARD EVALUATION LMX2485E RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:PLLatinum™ 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| LMX2485E EVAL/NOPB | 功能描述:鎖相環(huán) - PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| LMX2485EEVAL | 功能描述:時鐘和定時器開發(fā)工具 LMX2485E EVAL BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復。