- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385472 > LH75411N0Q100C0 (NXP Semiconductors N.V.) System-on-Chip PDF資料下載
參數(shù)資料
| 型號： | LH75411N0Q100C0 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 數(shù)學處理器 |
| 英文描述： | System-on-Chip |
| 封裝： | LH75401N0Q100C0<SOT486-1 (LQFP144)|<<http://www.nxp.com/packages/SOT486-1.html<1<Always Pb-free,;LH75411N0Q100C0<SOT486-1 (LQFP144)|<<http://www.nxp.com/packages/SOT486-1 |
| 文件頁數(shù)： | 27/63頁 |
| 文件大?。?/td> | 665K |
| 代理商： | LH75411N0Q100C0 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
System-on-Chip
LH75401/LH75411
Preliminary data sheet
Rev. 01
—
16 July 2007
27
NXP Semiconductors
Color LCD Controller (CLCDC)
The CLCDC is an AMBA master-slave module that
connects to the AHB. It translates pixel-coded data into
the required formats and timings to drive single/dual
monochrome and color LCD panels. Packets of pixel-
coded data are fed, via the AHB interface, to two inde-
pendently programmable, 32-bit-wide DMA FIFOs.
Each FIFO is 16 words deep by 32 bits wide.
The CLCDC generates a single combined interrupt
to the Vectored Interrupt Controller (VIC) when an
interrupt condition becomes true for upper/lower panel
DMA FIFO underflow, base address update significa-
tion, vertical compare, or bus error.
NOTE:
LH75401 and LH75411 microcontrollers support full-color
operation.
CLCDC FEATURES
STN, Color STN, TFT, HR-TFT, and AD-TFT
– Fully Programmable Timing Controls
– Advanced LCD Interface for displays with a low
level of integration, such as HR-TFT and AD-TFT
Programmable Resolution
– Up to VGA (640 × 480 DPI), 12-bit Direct Mode
Color
– Up to SVGA (800 × 600 DPI), 8-bit Direct/Palet-
tized Color
– Up to XGA (1,024 × 768 DPI), 4-bit Direct Color/
Grayscale
– Direct or Palettized Colors
Single and Dual Panels
Supports Sharp and non-Sharp Panels
CLCDC Outputs Available as General Purpose
Inputs/Outputs (GPIOs) if LCDC is Not Needed
Additional Features
– Fully programmable horizontal and vertical timing
for different display panels
– 256-entry, 16-bit palette RAM physically arranged
as a 128 × 32-bit RAM
– AC bias signal for STN panels and a data-enable
signal for TFT panels.
Programmable Panel-related Parameters
– STN mono/color or TFT display
– Bits-per-pixel
– STN 4- or 8-bit Interface Mode
– STN Dual or Single Panel Mode
– AC panel bias
– Panel clock frequency
– Number of panel clocks per line
– Signal polarity, active HIGH or LOW
– Little Endian data format
– Interrupt-generation event.
ADVANCED LCD INTERFACE
The Advanced LCD Interface (ALI) allows for direct
connection to ultra-thin panels that do not include a tim-
ing ASIC. It converts TFT signals from the Color LCD
controller to provide the proper signals, timing and levels
for direct connection to a panel’s Row and Column driv-
ers for AD-TFT, HR-TFT, or any technology of panel that
allows for a connection of this type. The ALI also pro-
vides a bypass mode that allows interfacing to the built-
in timing ASIC in standard TFT and STN panels.
NOTES:
1. The Advanced LCD Interface pertains to the LH75401 and
LH75411 microcontrollers.
2. VGA and XGA modes require 66 MHz core speed.
Universal Asynchronous
Receiver Transmitters (UARTs)
The LH75401/LH75411 microcontrollers incorporate
three UARTs, designated UART0, UART1, and UART2.
UART 0 AND 1 FEATURES
Similar functionality to the industry-standard 16C550
Supported baud rates up to 921,600 baud (given an
external crystal frequency of 14.756 MHz)
Supported character formats:
– Data bits per character: 5, 6, 7, or 8
– Parity generation and detection: Even, odd, stick,
or none
– Stop bit generation: 1 or 2
Full-duplex operation
Separate transmit and receive FIFOs, with:
– Programmable depth (1 to 16)
– Programmable-service ‘trigger levels’ (1/8, 1/4,
1/2, 3/4, and 7/8)
– Overrun protection.
Programmable baud-rate generator that:
– Enables the UART input clock to be divided by 16
to 65,535 × 16
– Generates an internal clock common to both
transmit and receive portions of the UART.
DMA support
Support for generating and detecting breaks during
UART transactions
Loopback testing.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LH79520N0Q000B1 | System-on-Chip |
| LH79524N0F100A1 | System-on-Chip |
| LH79525N0Q100A1 | System-on-Chip |
| LH7A400N0F000B5 | 32-Bit System-on-Chip |
| LH7A400N0F076B5 | 32-Bit System-on-Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LH75411N0Q100C0,55 | 功能描述:ARM微控制器 - MCU LCD,EXT BUS,ADC,QFP144 RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT |
| LH75411N0Q100C0,551 | 制造商:NXP Semiconductors 功能描述: |
| LH75411N0Q100C0;55 | 功能描述:ARM微控制器 - MCU LCD EXT BUS ADC RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT |
| LH75411N0Q100C0-S | 功能描述:ARM微控制器 - MCU ARM7 LCD ADC JTAG RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT |
| LH75G | 制造商:Thomas & Betts 功能描述:3/4 NPT GRAY CORD GRIP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。