參數(shù)資料
型號: KS8993MI
廠商: Micrel Inc
文件頁數(shù): 26/85頁
文件大小: 0K
描述: IC SWITCH 10/100 3PORT 128PQFP
標(biāo)準(zhǔn)包裝: 66
系列: *
類型: *
應(yīng)用: *
安裝類型: 表面貼裝
封裝/外殼: 128-BFQFP
供應(yīng)商設(shè)備封裝: 128-PQFP(14x20)
包裝: 散裝
配用: 576-1013-ND - BOARD EVAL EXPERIMENT KS8993M
其它名稱: 576-1014
Micrel, Inc.
KS8993M/ML/MI
April 2005
32
M9999-041205
The MIIM interface consists of the following:
A physical connection that incorporates the data line (MDIO) and the clock line (MDC).
A specific protocol that operates across the aforementioned physical connection that allows an external
controller to communicate with the KS8993M device.
Access to a set of six 16-bits registers, consisting of standard MIIM registers [0:5].
The following table depicts the MII Management Interface frame format.
Preamble
Start of
Frame
Read/Write
OP Code
PHY
Address
Bits [4:0]
REG
Address
Bits [4:0]
TA
Data
Bits [15:0]
Idle
Read
32 1’s
01
10
xx0AA
RRRRR
Z0
DDDDDDDD_DDDDDDDD
Z
Write
32 1’s
01
xx0AA
RRRRR
10
DDDDDDDD_DDDDDDDD
Z
Table 5. MII Management Interface Frame Format
For the KS8993M, MIIM register access is selected when bit 2 of the PHY address is set to ‘0’. PHY address bits
[4:3] are not defined for MIIM register access, and hence can be set to either 0’s or 1’s in read/write operation.
Serial Management Interface (SMI)
The SMI is the KS8993M non-standard MIIM interface that provides access to all KS8993M configuration
registers. This interface allows an external device to completely monitor and control the states of the KS8993M.
The SMI interface consists of the following:
A physical connection that incorporates the data line (MDIO) and the clock line (MDC).
A specific protocol that operates across the aforementioned physical connection that allows an external
controller to communicate with the KS8993M device.
Access to all KS8993M configuration registers. Registers access includes the Global, Port and
Advanced Control Registers 0-127 (0x00 – 0x7F), and indirect access to the standard MIIM registers
[0:5].
The following table depicts the SMI frame format.
Preamble
Start of
Frame
Read/Write
OP Code
PHY
Address
Bits [4:0]
REG
Address
Bits [4:0]
TA
Data
Bits [15:0]
Idle
Read
32 1’s
01
10
RR1xx
RRRRR
Z0
0000_0000_DDDD_DDDD
Z
Write
32 1’s
01
RR1xx
RRRRR
10
xxxx_xxxx_DDDD_DDDD
Z
Table 6. Serial Management Interface (SMI) Frame Format
For the KS8993M, SMI register access is selected when bit 2 of the PHY address is set to ‘1’. PHY address bits
[1:0] are not defined for SMI register access, and hence can be set to either 0’s or 1’s in read/write operation.
To access the KS8993M registers 0-127 (0x00 – 0x7F), the following applies:
PHYAD[4:3] and REGAD[4:0] are concatenated to form the 7-bits address; that is, {PHYAD[4:3],
REGAD[4:0]} = bits [6:0] of the 7-bits address.
相關(guān)PDF資料
PDF描述
ABM40DTAS CONN EDGECARD 80POS R/A .156 SLD
AMM24DRSS CONN EDGECARD 48POS DIP .156 SLD
ASM28DRAS CONN EDGECARD 56POS .156 R/A
RCB65DHBT CONN EDGECARD 130PS R/A .050 DIP
ABC44DRYS CONN EDGECARD 88POS .100 DIP SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KS8993ML 功能描述:IC SWITCH 10/100 3PORT 128PQFP RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
KS8993ML-EVAL 功能描述:BOARD EVAL FOR KS8993ML RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理,電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
KS8995 制造商:KENDIN 功能描述:KS8995 制造商:Micrel Inc 功能描述:SPECIAL FUNCTION IC, Silicon Manufacturer:Micrel Semiconductor, Silicon Core Num
KS8995E 制造商:Micrel Inc 功能描述:
KS8995E-EVAL 功能描述:BOARD EVAL EXPERIMENT KS8995E RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理,電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板