參數(shù)資料
型號(hào)： KP80524NY450128
英文描述： Microprocessor
中文描述： 微處理器
文件頁(yè)數(shù)： 72/81頁(yè)
文件大?。?/td> 598K
代理商： KP80524NY450128
Mobile Intel
Celeron Processor (0.18μ) in BGA2 and Micro-PGA2 Packages
Datasheet
Order Number#249563-001
72
RP# (I/O - GTL+)
The RP# (Request Parity) signal is driven by the request initiator and provides parity protection on
ADS# and REQ[4:0]#. RP# should be connected to the appropriate pins/balls on both agents on
the system bus.
A correct parity signal is high if an even number of covered signals are low and low if an odd
number of covered signals are low. This definition allows parity to be high when all covered
signals are high.
RS[2:0]# (I - GTL+)
The RS[2:0]# (Response Status) signals are driven by the response agent (the agent responsible for
completion of the current transaction) and must be connected to the appropriate pins/balls on both
agents on the system bus.
RSP# (I - GTL+)
The RSP# (Response Parity) signal is driven by the response agent (the agent responsible for
completion of the current transaction) during assertion of RS[2:0]#. RSP# provides parity
protection for RS[2:0]#. RSP# should be connected to the appropriate pins/balls on both agents on
the system bus.
A correct parity signal is high if an even number of covered signals are low, and it is low if an odd
number of covered signals are low. During Idle state of RS[2:0]# (RS[2:0]#=000), RSP# is also
high since it is not driven by any agent guaranteeing correct parity.
RSVD (TBD)
The RSVD (Reserved) signal is currently unimplemented but is reserved for future use. Leave this
signal unconnected. Intel recommends that a routing channel for this signal be allocated.
RTTIMPEDP (Analog)
The RTTIMPEDP (R
TT
Impedance/PMOS) signal is used to configure the on-die GTL+
termination. Connect the RTTIMPEDP signal to V
SS
with a 56.2-
, 1% resistor.
SLP# (I - 1.5V Tolerant)
The SLP# (Sleep) signal, when asserted in the Stop Grant state, causes the processor to enter the
Sleep state. During the Sleep state, the processor stops providing internal clock signals to all units,
leaving only the Phase-Locked Loop (PLL) still running. The processor will not recognize snoop
and interrupts in the Sleep state. The processor will only recognize changes in the SLP#,
STPCLK# and RESET# signals while in the Sleep state. If SLP# is deasserted, the processor exits
Sleep state and returns to the Stop Grant state in which it restarts its internal clock to the bus and
APIC processor units.
相關(guān)PDF資料
PDF描述
RH8053GC017512 Microprocessor
RH8053GC021512 Microprocessor
RH8053GC025512 Microprocessor
RH8053GC029512 Microprocessor
RH8053GC033512 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KP80526NY700128 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述:
KP80S 3601F200 制造商:STKE 功能描述:
KP80S 3602F100 制造商:STKE 功能描述:
KP80S1801F100 制造商:STK ELECTRONICS 功能描述:
KP80S2202J600 制造商:n/a 功能描述:AF322X600 5%
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*