參數(shù)資料
型號: KM416S1020C
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 512K x 16Bit x 2 Banks Synchronous DRAM(512K x 16位 x 2組同步動態(tài)RAM)
中文描述: 為512k × 16 × 2銀行同步DRAM(為512k × 16位× 2組同步動態(tài)RAM)的
文件頁數(shù): 42/42頁
文件大小: 582K
代理商: KM416S1020C
TIMING DIAGRAM - I
CMOS SDRAM
ELECTRONICS
REV. 4 Nov. '97
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
Mode Register Set Cycle
HIGH
MRS
Auto Refresh
: Don't care
*Note :
1. CS, RAS, CAS, & WE activation at the same clock cycle with address key will set internal mode register.
2. Minimum 2 clock cycles should be met before new RAS activation.
3. Please refer to Mode Register Set table.
New
Command
New Command
Hi-Z
Hi-Z
tRC
HIGH
MODE REGISTER SET CYCLE
* Both banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.
Auto Refresh Cycle
DQ
ADDR
CAS
RAS
CS
CKE
CLOCK
WE
DQM
Key
Ra
*Note 3
*Note 1
*Note 2
ó
ó
ó
ó
ó
ó
ó
ó
ó
ó
ó
ó
ó
ó
ó
相關(guān)PDF資料
PDF描述
KM416S1021C 512K x 16Bit x 2 Banks Synchronous DRAM with SSTL interfacer(512K x 16位 x 2組同步動態(tài)RAM(帶SSTL接口))
KM416S4020B 2M x 16Bit x 2 Banks Synchronous DRAM(2M x 16位 x2組同步動態(tài)RAM)
KM416S4021B 2M x 16Bit x 2 Banks Synchronous DRAM(2M x 16位 x2組同步動態(tài)RAM)
KM416S4030B 1M x 16Bitx 4 Banks Synchronous DRAM(1M x 16位 x4組同步動態(tài)RAM)
KM416S4031B 1M x 16Bit x 4 Banks Synchronous DRAM with SSTL interface(1M x 16位 x4組同步動態(tài)RAM(帶SSTL接口))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KM416S1020CTG10 制造商:n/a 功能描述:KM416S1020CT-G10 制造商:Samsung Semiconductor 功能描述:
KM416S1020CT-G10 制造商:n/a 功能描述:KM416S1020CT-G10 制造商:Samsung Semiconductor 功能描述:
KM416S1020CT-G10M 制造商:MAJOR 功能描述:
KM416S1021C 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512K x 16Bit x 2 Banks Synchronous DRAM with SSTL interface
KM416S1021CT-G7 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512K x 16Bit x 2 Banks Synchronous DRAM with SSTL interface