- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299245 > K7A403601A-QC140 128K X 36 CACHE SRAM, 4 ns, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | K7A403601A-QC140 |
| 元件分類： | SRAM |
| 英文描述： | 128K X 36 CACHE SRAM, 4 ns, PQFP100 |
| 封裝： | 20 X 14 MM, TQFP-100 |
| 文件頁(yè)數(shù)： | 14/15頁(yè) |
| 文件大小： | 401K |
| 代理商： | K7A403601A-QC140 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)
K7A403601A
128Kx36 Synchronous SRAM
- 8 -
Rev 1.0
May 2000
AC TIMING CHARACTERISTICS(TA=0 to 70
°C, VDD=3.3V+0.3V/-0.165V)
Notes : 1. All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and
CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
2. Both chip selects must be active whenever ADSC or ADSP is sampled low in order for the this device to remain enabled.
3. ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.
4. At any given voltage and temperature, tHZC is less than tLZC
Parameter
Symbol
-16
-15
-14
-10
Unit
Min
Max
Min
Max
Min
Max
Min
Max
Cycle Time
tCYC
6.0
-
6.7
-
7.2
-
10
-
ns
Clock Access Time
tCD
-
3.5
-
3.8
-
4.0
-
5.0
ns
Output Enable to Data Valid
tOE
-
3.5
-
3.8
-
4.0
-
5.0
ns
Clock High to Output Low-Z
tLZC
0
-
0
-
0
-
0
-
ns
Output Hold from Clock High
tOH
1.5
-
1.5
-
1.5
-
1.5
-
ns
Output Enable Low to Output Low-Z
tLZOE
0
-
0
-
0
-
0
-
ns
Output Enable High to Output High-Z
tHZOE
-
3.5
-
3.8
-
4.0
-
4.5
ns
Clock High to Output High-Z
tHZC
1.5
3.5
1.5
3.8
1.5
4.0
1.5
4.5
ns
Clock High Pulse Width
tCH
2.4
-
2.4
-
2.8
-
3.5
-
ns
Clock Low Pulse Width
tCL
2.4
-
2.4
-
2.8
-
3.5
-
ns
Address Setup to Clock High
tAS
1.5
-
1.5
-
1.5
-
2.0
-
ns
Address Status Setup to Clock High
tSS
1.5
-
1.5
-
1.5
-
2.0
-
ns
Data Setup to Clock High
tDS
1.5
-
1.5
-
1.5
-
2.0
-
ns
Write Setup to Clock High (GW, BW, WEX)
tWS
1.5
-
1.5
-
1.5
-
2.0
-
ns
Address Advance Setup to Clock High
tADVS
1.5
-
1.5
-
1.5
-
2.0
-
ns
Chip Select Setup to Clock High
tCSS
1.5
-
1.5
-
1.5
-
2.0
-
ns
Address Hold from Clock High
tAH
0.5
-
0.5
-
0.5
-
0.5
-
ns
Address Status Hold from Clock High
tSH
0.5
-
0.5
-
0.5
-
0.5
-
ns
Data Hold from Clock High
tDH
0.5
-
0.5
-
0.5
-
0.5
-
ns
Write Hold from Clock High (GW, BW, WEX)
tWH
0.5
-
0.5
-
0.5
-
0.5
-
ns
Address Advance Hold from Clock High
tADVH
0.5
-
0.5
-
0.5
-
0.5
-
ns
Chip Select Hold from Clock High
tCSH
0.5
-
0.5
-
0.5
-
0.5
-
ns
ZZ High to Power Down
tPDS
2
-
2
-
2
-
2
-
cycle
ZZ Low to Power Up
tPUS
2
-
2
-
2
-
2
-
cycle
Output Load(B)
(for tLZC, tLZOE, tHZOE & tHZC)
Dout
5pF*
Fig. 1
* Including Scope and Jig Capacitance
Output Load(A)
Dout
Z0=50
* Capacitive Load consists of all components of
30pF*
the test environment.
RL=50
353
/ 1538
+3.3V for 3.3V I/O
319
/ 1667
VL=1.5V for 3.3V I/O
VDDQ/2 for 2.5V I/O
/+2.5V for 2.5V I/O
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K85X-AA-15P-K30 | 15 CONTACT(S), MALE, D SUBMINIATURE CONNECTOR, SOLDER, PLUG |
| K85X-AA-15P-KJ15 | 15 CONTACT(S), MALE, D SUBMINIATURE CONNECTOR, SOLDER, PLUG |
| K85X-AA-15P-KJ30 | 15 CONTACT(S), MALE, D SUBMINIATURE CONNECTOR, SOLDER, PLUG |
| K85X-AA-15P-KJ | 15 CONTACT(S), MALE, D SUBMINIATURE CONNECTOR, SOLDER, PLUG |
| K85X-AA-15P-K | 15 CONTACT(S), MALE, D SUBMINIATURE CONNECTOR, SOLDER, PLUG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K7A403601B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36/x32 & 256Kx18 Synchronous SRAM |
| K7A403601B-QC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36/x32 & 256Kx18 Synchronous SRAM |
| K7A403609A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36 & 256Kx18-Bit Synchronous Pipelined Burst SRAM |
| K7A403609B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36/x32 & 256Kx18 Synchronous SRAM |
| K7A403609B_06 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36/x32 & 256Kx18 Synchronous SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。