- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384577 > JZ48F4L0BBZ (Intel Corp.) StrataFlash Wireless Memory PDF資料下載
參數(shù)資料
| 型號： | JZ48F4L0BBZ |
| 廠商： | Intel Corp. |
| 英文描述： | StrataFlash Wireless Memory |
| 中文描述： | 無線的StrataFlash存儲器 |
| 文件頁數(shù)： | 37/106頁 |
| 文件大小： | 1272K |
| 代理商： | JZ48F4L0BBZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
Intel StrataFlash Wireless Memory (L18)
Datasheet
Intel StrataFlash Wireless Memory (L18)
Order Number: 251902, Revision: 009
April 2005
37
7.6
AC Write Specifications
Nbr.
Symbol
Parameter
(1, 2)
Min
Max
Units
Notes
W1
W2
W3
W4
W5
W6
W7
W8
W9
W10
W11
W12
W13
W14
W16
Write to Asynchronous Read Specifications
W18
t
WHAV
WE# high to Address valid
Write to Synchronous Read Specifications
W19
t
WHCH/L
WE# high to Clock valid
W20
t
WHVH
WE# high to ADV# high
Write Specifications with Clock Active
W21
t
VHWL
ADV# high to WE# low
W22
t
CHWL
Clock high to WE# low
Notes:
1.
Write timing characteristics during erase suspend are the same as write-only operations.
2.
A write operation can be terminated with either CE# or WE#.
3.
Sampled, not 100% tested.
4.
Write pulse width low (t
WLWH
or t
ELEH
) is defined from CE# or WE# low (whichever occurs last) to CE#
or WE# high (whichever occurs first). Hence, t
WLWH
= t
ELEH
= t
WLEH
= t
ELWH
.
5.
Write pulse width high (t
WHWL
or t
EHEL
) is defined from CE# or WE# high (whichever occurs first) to
CE# or WE# low (whichever occurs last). Hence, t
WHWL
= t
EHEL
= t
WHEL
= t
EHWL
).
6.
t
WHVH
or t
must be met when transitioning from a write cycle to a synchronous burst read.
7.
V
PP
and WP#
should be at a valid level until erase or program success is determined.
8.
This specification is only applicable when transitioning from a write cycle to an asynchronous read.
See spec W19 and W20 for synchronous read.
9.
When doing a Read Status operation following any command that alters the Status Register, W14 is
20 ns.
10.
Add 10ns if the write operations results in a RCR or block lock status change, for the subsequent read
operation to reflect this change.
11.
These specs are required only when the device is in a synchronous mode and clock is active during
address setup phase.
t
PHWL
t
ELWL
t
WLWH
t
DVWH
t
AVWH
t
WHEH
t
WHDX
t
WHAX
t
WHWL
t
VPWH
t
QVVL
t
QVBL
t
BHWH
t
WHGL
t
WHQV
RST# high recovery to WE# low
CE# setup to WE# low
WE# write pulse width low
Data setup to WE# high
Address setup to WE# high
CE# hold from WE# high
Data hold from WE# high
Address hold from WE# high
WE# pulse width high
V
PP
setup to WE# high
V
PP
hold from Status read
WP# hold from Status read
WP# setup to WE# high
WE# high to OE# low
WE# high to read valid
150
0
50
50
50
0
0
0
20
200
0
0
200
0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
1,2,3
1,2,3
1,2,4
1,2
1,2,5
1,2,3,7
1,2,3,7
1,2,9
1,2,3,6,10
t
AVQV
+ 35
0
-
ns
1,2,3,6
19
19
-
-
ns
ns
1,2,3,6,10
-
-
20
20
ns
ns
1,2,3,11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| JZ48F4L0BTY | StrataFlash Wireless Memory |
| JZ48F4L0BTZ | StrataFlash Wireless Memory |
| JZ48F4L0QBY | StrataFlash Wireless Memory |
| JZ48F4L0QBZ | StrataFlash Wireless Memory |
| JZ48F4L0QTY | StrataFlash Wireless Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| JZ48F4L0BTY | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:StrataFlash Wireless Memory |
| JZ48F4L0BTZ | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:StrataFlash Wireless Memory |
| JZ48F4L0QBY | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:StrataFlash Wireless Memory |
| JZ48F4L0QBZ | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:StrataFlash Wireless Memory |
| JZ48F4L0QTY | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:StrataFlash Wireless Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。