參數(shù)資料
型號(hào): ISP1130N
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: Universal Serial Bus compound hub with integrated keyboard controller
中文描述: SPECIALTY MICROPROCESSOR CIRCUIT, PDIP56
封裝: PLASTIC, SDIP-56
文件頁(yè)數(shù): 42/68頁(yè)
文件大?。?/td> 1786K
代理商: ISP1130N
Philips Semiconductors
ISP1130
USB compound hub with keyboard controller
Objective specification
Rev. 01 — 23 March 2000
42 of 68
9397 750 06895
Philips Electronics N.V. 2000. All rights reserved.
[1]
All bits are individually addressable.
10.7 Watchdog timer
The Watchdog timer is a counter that resets the microcontroller upon overflow. This
allows recovery from erroneous processor states (e.g. caused by electrical noise or
RF-interference). To prevent the Watchdog timer from overflowing, the software must
reload the counter within a predefined (programmable) time.
The Watchdog timer is a 19-bit counter, consisting of an 11-bit prescaler and an 8-bit
SFR (WDT). The counter is clocked in state 2 of every CPU cycle (= 6 clocks) and
generates a reset when register WDT overflows. For a 12 MHz clock frequency, the
interval between overflows can be programmed between 1.024 ms (WDT = FFH) and
262.144 ms (WDT = 00H). After a reset the WDT register contains all zeroes.
To enable loading of the Watchdog timer, bit WLE in the PCON register must be set to
logic 1 (see
Table 51
). When this is done for the first time, it also starts the timer. The
Watchdog timer can be disabled by writing 55H to the WDTKEY register, or by a
hardware reset.
Table 67: TCON register: bit allocation
Bit
7
Symbol
TF1
Reset
0
Access
R
6
5
4
3
2
1
0
TR1
0
R/W
TF0
0
R
TR0
0
R/W
IE1
0
R
IT1
0
R/W
IE0
0
R
IT0
0
R/W
Table 68: TCON register: bit description
Bit
[1]
Symbol
TCON.7
TF1
Description
Timer 1 overflow flag; set by hardware upon Timer 1 overflow;
cleared by hardware upon entering the interrupt service routine
Timer 1 run control bit; 0 = timer OFF, 1 = timer ON
Timer 0 overflow flag; set by hardware upon Timer 0 overflow;
cleared by hardware upon entering the interrupt service routine
Timer 0 run control bit; 0 = timer OFF, 1 = timer ON
external interrupt 1 flag; set by hardware when a keyboard
interrupt is detected; cleared by hardware upon entering the
interrupt service routine
triggering mode for external interrupt 1, set by software;
must always be logic 0 (= HIGH-to-LOW transition)
external interrupt 0 flag; set by hardware when a USB core
interrupt is detected; cleared by hardware upon entering the
interrupt service routine
triggering mode for external interrupt 0, set by software;
must always be 0 (= HIGH-to-LOW transition)
TCON.6
TCON.5
TR1
TF0
TCON.4
TCON.3
TR0
IE1
TCON.2
IT1
TCON.1
IE0
TCON.0
IT0
Table 69: Watchdog timer registers: address mapping
Register
WDTKEY
WDT
Access
write
write
Address (Hex)
FE
FF
相關(guān)PDF資料
PDF描述
ISP1160 Embedded Universal Serial Bus Host Controller
ISP1160BD Embedded Universal Serial Bus Host Controller
ISP1160BM Embedded Universal Serial Bus Host Controller
ISP1161A Full-speed Universal Serial Bus single-chip host and device controller
ISP1161ABD Full-speed Universal Serial Bus single-chip host and device controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISP1160 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Embedded Universal Serial Bus Host Controller
ISP1160BD 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Embedded Universal Serial Bus Host Controller
ISP1160BD,157 功能描述:USB 接口集成電路 USB 1.1 HOST CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1160BD/01 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Embedded Universal Serial Bus Host Controller
ISP1160BD/01,118 功能描述:USB 接口集成電路 USB HOST CTRL RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20