- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360998 > ISP1130 (NXP Semiconductors N.V.) Universal Serial Bus compound hub with integrated keyboard controller PDF資料下載
參數(shù)資料
| 型號： | ISP1130 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Universal Serial Bus compound hub with integrated keyboard controller |
| 中文描述： | 通用串行總線控制器與集成鍵盤復(fù)合樞紐 |
| 文件頁數(shù)： | 40/68頁 |
| 文件大?。?/td> | 1786K |
| 代理商： | ISP1130 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
Philips Semiconductors
ISP1130
USB compound hub with keyboard controller
Objective specification
Rev. 01 — 23 March 2000
40 of 68
9397 750 06895
Philips Electronics N.V. 2000. All rights reserved.
[1]
All bits are individually addressable.
[1]
[2]
All bits are individually addressable.
A logic 0 indicates a LOW priority, a logic 1 indicates a HIGH priority.
10.6 Timers/counters
The ISP1130 contains two 16-bit timer/counters (Timer 0 and Timer 1), which are
used for generating interrupt requests. Each timer has a control bit C/T in the Timer
Control register (TCON, see
Table 67
), which selects the timer or counter function. In
the ISP1130 this bit must always be 0 for timer operation.
Table 59: IE register: bit allocation
Bit
7
Symbol
EA
Reset
0
Access
R/W
6
-
0
5
4
3
2
1
0
IN2
0
R/W
I2C
0
R/W
ET1
0
R/W
EX1
0
R/W
ET0
0
R/W
EX0
0
R/W
R/W
Table 60: IE register: bit description
Bit
[1]
Symbol
IE.7
EA
Description
enable all interrupts; a logic 0 disables all interrupts, a logic 1
allows all interrupt sources to be individually enabled or disabled
reserved
A logic 1 enables external interrupt 2 (input INT)
A logic 1 enables I
2
C interrupt
A logic 1 enables Timer 1 overflow interrupt
A logic 1 enables external interrupt 1 (keyboard)
A logic 1 enables Timer 0 overflow interrupt
A logic 1 enables external interrupt 0 (USB)
IE.6
IE.5
IE.4
IE.3
IE.2
IE.1
IE.0
-
IN2
I2C
ET1
EX1
ET0
EX0
Table 61: IP register: bit allocation
Bit
7
Symbol
Reset
X
Access
R/W
6
-
X
5
4
3
2
1
0
-
IN2
0
R/W
I2C
0
R/W
ET1
0
R/W
EX1
0
R/W
ET0
0
R/W
EX0
0
R/W
R/W
Table 62: IP register: bit description
Bit
[1]
Symbol
IP.7
-
IP.6
-
IP.5
IN2
IP.5
I2C
IP.3
ET1
IP.2
EX1
IP.1
ET0
IP.0
EX0
Description
[2]
reserved
reserved
priority of external interrupt 2 (input INT)
priority of I
2
C interrupt
priority of Timer 1 interrupt
priority of external interrupt 1 (keyboard)
priority of Timer 0 interrupt
priority of external 0 (USB) interrupt
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISP1130DL | Universal Serial Bus compound hub with integrated keyboard controller |
| ISP1130N | Universal Serial Bus compound hub with integrated keyboard controller |
| ISP1160 | Embedded Universal Serial Bus Host Controller |
| ISP1160BD | Embedded Universal Serial Bus Host Controller |
| ISP1160BM | Embedded Universal Serial Bus Host Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1130DL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal Serial Bus compound hub with integrated keyboard controller |
| ISP1130N | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal Serial Bus compound hub with integrated keyboard controller |
| ISP1160 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Embedded Universal Serial Bus Host Controller |
| ISP1160BD | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Embedded Universal Serial Bus Host Controller |
| ISP1160BD,157 | 功能描述:USB 接口集成電路 USB 1.1 HOST CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。