- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383133 > ISL5216KIZ (INTERSIL CORP) Four-Channel Programmable Digital DownConverter PDF資料下載
參數(shù)資料
| 型號： | ISL5216KIZ |
| 廠商： | INTERSIL CORP |
| 元件分類： | 無繩電話/電話 |
| 英文描述： | Four-Channel Programmable Digital DownConverter |
| 中文描述： | TELECOM, CELLULAR, BASEBAND CIRCUIT, PBGA196 |
| 封裝： | 12 X 12 MM, 0.80 MM PITCH, ROHS COMPLIANT, PLASTIC, BGA-196 |
| 文件頁數(shù)： | 14/65頁 |
| 文件大?。?/td> | 1076K |
| 代理商： | ISL5216KIZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
14
July 8, 2005
Filter Compute Engine
The filter compute engine is a dual multiply-accumulator
(MAC) data path with a microcoded FIR sequencer. The filter
compute engine can implement a single FIR or a set of
filters. For example, the filter chain could include two
halfband filters, a shaping (matched) filter and a resampling
filter, all with different decimations. The following filter types
are currently supported by the architecture and microcode:
Even symmetric with even # of taps decimation filters
Even symmetric with odd # of taps decimation filters
(including HBFs)
Odd symmetric with even # of taps decimation filters
Odd symmetric with odd # of taps decimation filters
Asymmetric decimation filters
Complex filters
Interpolation filters (up to interpolate by 4)
Interpolation halfband filters
Resampling filters (under resampler NCO control)
Fixed resampling ratio filter (within the available number of
coefficients)
Quadrature to real filtering (w/ fs/4 up conversion)
The input to the filter compute engine comes from one of
three sources—a CIC filter output (which can also be
another backend section), the output of the filter compute
engine (fed back to the input) or the magnitude and d
φ
/dt fed
back from the cartesian-to-polar coordinate converter.
The number and size of the filters in the chain is limited by the
number of clock cycles available (determined by the
decimation) and by the data and coefficient RAM/ROM
resources. The data RAM is 384 words (I/Q pairs) deep. The
data addressing is modulo in power-of-2 blocks, so the
maximum filter size is 256. The block size and the block starting
memory address for each filter is programmable so that the
available memory can be used efficiently. The coefficient RAM
is 192 words deep. It is half the size of the data memory
because filter coefficients are typically symmetric. ROMs are
provided with halfband filter coefficients, resampling filter
coefficients, and constants. The filter compute engine exploits
symmetry where possible so that each MAC can compute two
filter taps per clock by doing a pre-add before multiplying. In the
case of halfband filters, the zero-valued coefficients are skipped
for extra efficiency. There is an overhead of one clock cycle per
input sample for each filter in the chain (for writing the data into
the data RAM) and (except in special cases) a two clock cycle
overhead for the entire chain for program flow control
instructions.
The output of the filter compute engine is routed through a
FIFO in the main output path. The FIFO is provided to more
evenly space the FIR outputs when they are produced in bursts
(as when computing resampling or interpolation filters). The
FIFO is four samples deep. The FIFO is loaded by the output of
the filter when that path is selected. It is unloaded by a counter.
The spacing of the output samples is specified in clock periods.
The spacing can be set from 1 (fall through) to 4096 samples
M
U
X
I
Q
RAM
384
WORDS
I
Q
RAMR/Wb
ADDRA (8:0)
ADDRB (8:0)
S
W
A
P
S
W
A
P
A
L
U
A
L
U
R/d
φ
/dt
0..-23
INMUX (1:0)
0..-23
A
B
1..-23
1..-25
WITH RND
A
B
R
R
I
I
Q
C
∑
S
H
F
T
R
E
G
S
H
F
T
R
E
G
L
I
M
I
T
L
I
M
I
T
R
E
G
R
E
G
R
E
G
M
U
X
M
U
X
∑
E
S
R
E
E
E
O
DOWN SHIFT
0, 1, 2 PLACES
9..-31
0..-23
0..-21
COEF (21:0), SHIFT (1:0)
NOTE: PIPELINE DELAYS
OMITTED FOR CLARITY
IQ
ISL5216
相關PDF資料 |
PDF描述 |
|---|---|
| ISL5216KI-1 | Four-Channel Programmable Digital DownConverter |
| ISL5216KI | Four-Channel Programmable Digital DownConverter |
| ISL5216 | Four-Channel Programmable Digital DownConverter |
| ISL5217EVAL1 | Quad Programmable Up Converter |
| ISL5217KI | Quad Programmable Up Converter |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL5217 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Programmable Up Converter |
| ISL5217_05 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Programmable Up Converter |
| ISL5217EVAL1 | 功能描述:EVALUATION BOARD FOR ISL5217KI RoHS:是 類別:RF/IF 和 RFID >> RF 評估和開發(fā)套件，板 系列:- 標準包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796 |
| ISL5217KI | 功能描述:上下轉(zhuǎn)換器 196BGA,-40+85C PROGRAMMABLE QUAD UP CONVERTER RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| ISL5217KIZ | 制造商:Intersil Corporation 功能描述:UP/DOWN CONV MIXER 2.5V 196BGA - Trays 制造商:Intersil 功能描述:W/ANNEAL 196BGA -40+ 85C PROG CONVER |
發(fā)布緊急采購，3分鐘左右您將得到回復。