![](http://datasheet.mmic.net.cn/IDT--Integrated-Device-Technology-Inc/IDT88P8342BHI_datasheet_97524/IDT88P8342BHI_48.png)
48
IDT88P8342 SPI EXCHANGE 2 x SPI-3 TO SPI-4
INDUSTRIALTEMPERATURERANGE
APRIL 10, 2006
Block_base
Function
0x0000
SPI-4 ingress LP to LID tables
0x0100
SPI-4 ingress calendar_0
0x0200
SPI-4 ingress calendar_1
0x0300
SPI-4 ingress registers
0x0400
SPI-4 egress LID to LP map
0x0500
SPI-4 egress calendar_0
0x0600
SPI-4 egress calendar_1
0x0700
SPI-4 egress configuration and status registers
0x0800
SPI-4 ingress timing block registers
0x0900
PMON timebase control, clock generator control, GPIO register, and version number
TABLE 24 - INDIRECT ACCESS BLOCK BASES FOR COMMON MODULE
Register offset
The register offset is shown in the section where the register is defined. The
register offset is referred to as, “Register_offset”, in this document. A register
reference takes the form of, “[Register_offset 0xHH]”, where HH is the
hexadecimal value of the register offset.
Indirect register access
Indirect register write access
An indirect write access is initiated by first checking for IND_BUSY=0 in the
indirectaccesscontrolregister,andthenwritingdataintotheindirectaccessdata
registers.Next,theaddressiswrittenintotheindirectaccessaddressregisters.
Then, 0x00 is written into the indirect access control register. The status of the
IND_BUSY flag in the indirect access control register is checked to ensure the
process has completed before another indirect access can be initiated.
Indirect register read access
An indirect read access is initiated by first checking for IND_BUSY=0 in the
indirect access control register, and then writing the address into the indirect
access address registers. Then, 0x40 is written into the indirect access control
register.ThestatusoftheIND_BUSYflagintheindirectaccesscontrolregister
ischeckedtoensuretheprocesshascompleted,andthendataisreadoutfrom
the indirect access data registers.
The registers for controlling indirect register access are shown below. The
registersforcontrollingindirectregisteraccessaredirectlyaccessiblewithread
and write access.
TABLE 25 - INDIRECT ACCESS DATA REGISTERS
(DIRECT ACCESSED SPACE) AT 0x30 to 0x33
Field
Bits
Length
Function
DATA[7:0]
7:0
8
Indirect Data Register 0x30
DATA[15:8]
15:8
8
Indirect Data Register 0x31
DATA[23:16]
23:16
8
Indirect Data Register 0x32
DATA[31:24]
31:24
8
Indirect Data Register 0x33
TABLE 26 - INDIRECT ACCESS ADDRESS REGISTER
(DIRECT ACCESSED SPACE) AT 0x34 to 0x35
Field
Bits
Length
Function
ADDRESS[7:0]
7:0
8
Indirect Low Address Register 0x34
ADDRESS[15:8]
15:8
8
Indirect High Address Register 0x35
TABLE 27 - INDIRECT ACCESS CONTROL REGISTER
(DIRECT ACCESSED SPACE) AT 0x3F
Field
Bits
Length
ERROR code
5:0
6
R/WN
6
1
IND_BUSY
7
1
The fields for this register are defined below.