參數(shù)資料
型號: IDT82P2828BH
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 13/154頁
文件大?。?/td> 0K
描述: IC LIU T1/J1/E1 28+1CH 640-PBGA
標準包裝: 5
類型: 線路接口裝置(LIU)
規(guī)程: E1
電源電壓: 3.13 V ~ 3.47 V
安裝類型: 表面貼裝
封裝/外殼: 640-BGA 裸露焊盤
供應商設備封裝: 640-PBGA-EP(31x31)
包裝: 托盤
其它名稱: 82P2828BH
IDT82P2828
28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT
Applications
11
February 6, 2009
APPLICATIONS
SDH/SONET multiplexers
Central office or PBX (Private Branch Exchange)
Digital access cross connects
Remote wireless modules
Microwave transmission systems
DESCRIPTION
The IDT82P2828 is a 28+1 channels high-density T1/E1/J1 short
haul Line Interface Unit. Each channel of the IDT82P2828 can be inde-
pendently configured. The configuration is performed through a Serial or
Parallel Intel/Motorola Non-Multiplexed /Multiplexed microprocessor
interface.
In the receive path, through a Single Ended or Differential line inter-
face, the received signal is processed by an adaptive Equalizer and then
sent to a Slicer. Clock and data are recovered from the digital pulses
output from the Slicer. After passing through an enabled or disabled
Receive Jitter Attenuator, the recovered data is decoded using B8ZS/
AMI/HDB3 line code rule in Single Rail NRZ Format mode and output to
the system, or output to the system without decoding in Dual Rail NRZ
Format mode and Dual Rail RZ Format mode.
In the transmit path, the data to be transmitted is input on TDn in
Single Rail NRZ Format mode or TDPn/TDNn in Dual Rail NRZ Format
mode and Dual Rail RZ Format mode, and is sampled by a transmit
reference clock. The clock can be supplied externally from TCLKn or
recovered from the input transmit data by an internal Clock Recovery. A
selectable JA in Tx path is used to de-jitter gapped clocks. To meet T1/
E1/J1 waveform standards, five preset T1 templates and two E1
templates, as well as an arbitrary waveform generator are provided. The
data through the Waveform Shaper, the Line Driver and the Tx Trans-
mitter is output on TTIPn and TRINGn.
Alarms (including LOS, AIS) and defects (including BPV, EXZ) are
detected in both receive line side and transmit system side. AIS alarm,
PRBS, ARB and IB patterns can be generated /detected in receive /
transmit direction for testing purpose. Analog Loopback, Digital Loop-
back and Remote Loopback are all integrated for diagnostics.
Channel 0 is a special channel. Besides normal operation as the
other 28 channels, channel 0 also supports G.772 Monitoring and Jitter
Measurement per ITU O.171.
A line monitor function per T1.102 is available to provide a Non-Intru-
sive Monitoring of channels of other devices.
JTAG per IEEE 1149.1 is also supported by the IDT82P2828.
相關(guān)PDF資料
PDF描述
IDT723624L12PF IC FIFO SYNC 256X36X2 128QFP
MS27473P22A35P CONN PLUG 100POS STRAIGHT W/PINS
MS27499E14A5S CONN RCPT 5POS BOX MNT W/SCKT
IDT723622L12PF IC FIFO SYNC 256X36X2 120QFP
MAX1108CUB+ IC ADC 8BIT LP 10-UMAX
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT82P2828BHG 功能描述:IC LIU T1/J1/E1 28+1CH 640-PBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標準包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR)
IDT82P2916 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:16-Channel High-Density T1/E1/J1 Line Interface Unit
IDT82P2916BFG 功能描述:IC LIU T1/E1/J1 16CH SH 484BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標準包裝:750 系列:*
IDT82P2916BFG8 制造商:Integrated Device Technology Inc 功能描述:IC LIU T1/E1/J1 16CH SH 484BGA
IDT82P5088 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Universal Octal T1/E1/J1 LIU with Integrated Clock Adapter