- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4021 > IDT79RC32T351-100DH (IDT, Integrated Device Technology Inc)IC MPU 32BIT CORE 100MHZ 208-QFP PDF資料下載
參數(shù)資料
| 型號： | IDT79RC32T351-100DH |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 41/42頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU 32BIT CORE 100MHZ 208-QFP |
| 產(chǎn)品變化通告： | Product Discontinuation 07/Dec/2009 |
| 標準包裝： | 24 |
| 系列： | Interprise™ |
| 處理器類型： | RISC 32-位 |
| 速度： | 100MHz |
| 電壓： | 2.5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 208-BFQFP |
| 供應商設備封裝： | 208-PQFP（28x28） |
| 包裝： | 托盤 |
| 其它名稱： | 79RC32T351-100DH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當前第41頁第42頁
8 of 42
May 25, 2004
IDT 79RC32351
GPIOP[24]
I/O
Low Drive
with STI
General Purpose I/O. This pin can be configured as a general purpose I/O pin.
Alternate function: ATM receive PHY address, RXADDR[0].
GPIOP[25]
I/O
Low Drive
with STI
General Purpose I/O. This pin can be configured as a general purpose I/O pin.
1st Alternate function: ATM receive PHY address, RXADDR[1].
2nd Alternate function: Active DMA channel code, DMAP[1].
GPIOP[26]
I/O
Low Drive
with STI
General Purpose I/O. This pin can be configured as a general purpose I/O pin.
GPIOP[27]
I/O
Low Drive
with STI
General Purpose I/O. This pin can be configured as a general purpose I/O pin.
Alternate function: Memory and peripheral bus address, MADDR[22].
GPIOP[28]
I/O
Low Drive
with STI
General Purpose I/O. This pin can be configured as a general purpose I/O pin.
Alternate function: Memory and peripheral bus address, MADDR[23].
GPIOP[29]
I/O
Low Drive
with STI
General Purpose I/O. This pin can be configured as a general purpose I/O pin.
Alternate function: Memory and peripheral bus address, MADDR[24].
GPIOP[30]
I/O
Low Drive
with STI
General Purpose I/O. This pin can be configured as a general purpose I/O pin.
Alternate function: Memory and peripheral bus address, MADDR[25].
GPIOP[31]
I/O
Low Drive
with STI
General Purpose I/O. This pin can be configured as a general purpose I/O pin.
1ST Alternate function: DMA finished, DMAFIN.
2nd Alternate function: EJTAG/ICE reset, EJTAG_TRST_N.
GPIOP[32]
I/O
High Drive General Purpose I/O. This pin can be configured as an auxiliary general purpose I/O pin.
GPIOP[33]
I/O
Low Drive
with STI
General Purpose I/O. This pin can be configured as an auxiliary general purpose I/O pin.
GPIOP[34]
I/O
High Drive General Purpose I/O. This pin can be configured as an auxiliary general purpose I/O pin.
GPIOP[35]
I/O
Low Drive
with STI
General Purpose I/O. This pin can be configured as an auxiliary general purpose I/O pin.
DMA
DMAFIN
O
Low
External DMA finished. This signal is asserted low by the RC32351 when the number of bytes specified in the DMA
descriptor have been transferred to or from an external device.
Primary function: General Purpose I/O, GPIOP[31]. At reset, this pin defaults to primary function GPIOP[31].
2nd Alternate function: EJTAG_TRST_N.
DMAREQN
I
STI
External DMA Device Request. The external DMA device asserts this pin low to request DMA service.
Primary function: General purpose I/O, GPIOP[18]. At reset, this pin defaults to primary function GPIOP[18].
DMADONEN
I
STI
External DMA Device Done. The external DMA device asserts this signal low to inform the RC32351 that it is done with
the current DMA transaction.
Primary function: General purpose I/O, GPIOP[19]. At reset, this pin defaults to primary function GPIOP[19].
USB
USBCLKP
I
STI
USB Clock. 48 MHz clock input used as time base for the USB interface.
USBDN
I/O
USB
USB D- Data Line. This is the negative differential USB data signal.
USBDP
I/O
USB
USB D+ Data Line. This is the positive differential USB data signal.
USBSOF
O
Low Drive USB start of frame.
Primary function: General Purpose I/O, GPIOP[20]. At reset, this pin defaults to primary function GPIOP[20].
Ethernet
MIICOLP
I
STI
MII Collision Detected. This signal is asserted by the ethernet PHY when a collision is detected.
MIICRSP
I
STI
MII Carrier Sense. This signal is asserted by the ethernet PHY when either the transmit or receive medium is not idle.
MIIMDCP
O
Low Drive MII Management Data Clock. This signal is used as a timing reference for transmission of data on the management inter-
face.
Name
Type I/O Type
Description
Table 1 Pin Descriptions (Part 4 of 7)
相關PDF資料 |
PDF描述 |
|---|---|
| IDT79RC32T333-150DH | IC MPU 32BIT CORE 150MHZ 208-QFP |
| IDT79RC32T333-133DHI | IC MPU 32BIT CORE 133MHZ 208-QFP |
| IDT71T75802S166BGI | IC SRAM 18MBIT 166MHZ 119BGA |
| IDT71T75802S166BGGI | IC SRAM 18MBIT 166MHZ 119BGA |
| IDT71T75602S166BGI | IC SRAM 18MBIT 166MHZ 119BGA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IDT79RC32T351-100DHG | 功能描述:IC MPU 32BIT CORE 100MHZ 208-QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA（25x25） 包裝:托盤 |
| IDT79RC32T351-133DH | 功能描述:IC MPU 32BIT CORE 133MHZ 208-QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA（25x25） 包裝:托盤 |
| IDT79RC32T351-133DHG | 功能描述:IC MPU 32BIT CORE 133MHZ 208-QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA（25x25） 包裝:托盤 |
| IDT79RC32T355-100DHGI | 制造商:Integrated Device Technology Inc 功能描述:IC MPU 32BIT CORE 100MHZ 208-QFP |
| IDT79RC32T355-133DH | 功能描述:IC MPU 32BIT CORE 133MHZ 208-QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA（25x25） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復。