- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299200 > IDT7005L55J (INTEGRATED DEVICE TECHNOLOGY INC) Dual, Ultra Low Cost, RRIO CMOS Amplifier; Package: MSOP; No of Pins: 8; Container: Tape & Reel PDF資料下載
參數(shù)資料
| 型號： | IDT7005L55J |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | SRAM |
| 英文描述： | Dual, Ultra Low Cost, RRIO CMOS Amplifier; Package: MSOP; No of Pins: 8; Container: Tape & Reel |
| 中文描述： | 8K X 8 DUAL-PORT SRAM, 55 ns, PQCC68 |
| 封裝： | 0.950 X 0.950 INCH, 0.120 INCH HEIGHT, PLASTIC, LCC-68 |
| 文件頁數(shù)： | 3/20頁 |
| 文件大?。?/td> | 189K |
| 代理商： | IDT7005L55J |
6.42
IDT7005S/L
High-Speed 8K x 8 Dual-Port Static RAM
Military, Industrial and Commercial Temperature Ranges
11
Timing Waveform of Semaphore Read after Write Timing, Either Side(1)
Timing Waveform of Semaphore Write Contention(1,3,4)
NOTE:
1.
CE = VIH for the duration of the above timing (both write and read cycle).
NOTES:
1. DOR = DOL = VIL,
CER = CEL = VIH. Semaphore flag is released from both sides (reads as ones from both sides) at cycle start.
2. All timing is the same for left and right ports. Port “A” may be either left or right port. “B” is the opposite from port “A”.
3. This parameter is measured from R/
W“A” or SEM“A” going HIGH to R/W“B” or SEM“B” going HIGH.
4. If tSPS is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.
SEM
2738 drw 11
tAW
tEW
tSOP
DATA0
VALID ADDRESS
tSAA
R/
W
tWR
tOH
VALID ADDRESS
DATAIN VALID
DATA OUT
tDW
tWP
tDH
tAS
tSWRD
tAOE
tSOP
Read Cycle
Write Cycle
A0-A2
OE
VALID
tACE
SEM"A"
2738 drw 12
tSPS
MATCH
R/
W"A"
MATCH
A0"A"-A2"A"
SIDE
“A”
(2)
SEM"B"
R/
W"B"
A0"B"-A2"B"
SIDE
“B”
(2)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7005L55PF | Dual, Ultra Low Cost, RRIO CMOS Amplifier |
| IDT7005L55PFB | HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM |
| IDT7005S | HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM |
| IDT7034L20PF8 | 4K X 18 DUAL-PORT SRAM, 20 ns, PQFP100 |
| IDT709199L12PFG | 128K X 9 DUAL-PORT SRAM, 25 ns, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT7005L55J8 | 功能描述:IC SRAM 64KBIT 55NS 68PLCC RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:72 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步 存儲(chǔ)容量:9M（256K x 36） 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:托盤 其它名稱:71V67703S75PFGI |
| IDT7005L55JB | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM |
| IDT7005L55JI | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 64KBIT 55NS 68PLCC |
| IDT7005L55JI8 | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 64KBIT 55NS 68PLCC |
| IDT7005L55L68 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Dual-Port SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。