參數(shù)資料
型號(hào)： IDT7005L55J
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： SRAM
英文描述： Dual, Ultra Low Cost, RRIO CMOS Amplifier; Package: MSOP; No of Pins: 8; Container: Tape & Reel
中文描述： 8K X 8 DUAL-PORT SRAM, 55 ns, PQCC68
封裝： 0.950 X 0.950 INCH, 0.120 INCH HEIGHT, PLASTIC, LCC-68
文件頁(yè)數(shù)： 2/20頁(yè)
文件大小： 189K
代理商： IDT7005L55J
6.42
IDT7005S/L
High-Speed 8K x 8 Dual-Port Static RAM
Military, Industrial and Commercial Temperature Ranges
10
Timing Waveform of Write Cycle No. 1, R/W Controlled Timing(1,5,8)
NOTES:
1. R/
W or CE must be HIGH during all address transitions.
2. A write occurs during the overlap (tEW or tWP) of a LOW
CE and a LOW R/W for memory array writing cycle.
3. tWR is measured from the earlier of
CE or R/W (or SEM or R/W) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the
CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal is asserted last,
CE or R/W.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure
2).
8. If
OE is LOW during R/W controlled write cycle, the write pulse width must be the larger of tWP or (tWZ + tDW) to allow the I/O drivers to turn off and data to be placed
on the bus for the required tDW. If
OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified
tWP.
9. To access RAM,
CE = VIH and SEM = VIL. To access semaphore, CE = VIH and SEM = VIL. tEW must be met for either condition.
Timing Waveform of Write Cycle No. 2, CE Controlled Timing(1,5)
CE or SEM(9)
R/
W
tWC
tHZ
(7)
tAW
tWR
(3)
tAS
(6)
tWP
(2)
DATAOUT
tWZ
(7)
tDW
tDH
tOW
OE
ADDRESS
DATAIN
(4)
2738 drw 09
2738 drw 10
tWC
tAS
(6)
tWR
(3)
tDW
tDH
ADDRESS
DATAIN
CE or SEM
(9)
R/
W
tAW
tEW
(2)
相關(guān)PDF資料
PDF描述
IDT7005L55PF Dual, Ultra Low Cost, RRIO CMOS Amplifier
IDT7005L55PFB HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
IDT7005S HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
IDT7034L20PF8 4K X 18 DUAL-PORT SRAM, 20 ns, PQFP100
IDT709199L12PFG 128K X 9 DUAL-PORT SRAM, 25 ns, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT7005L55J8 功能描述:IC SRAM 64KBIT 55NS 68PLCC RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:72 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步 存儲(chǔ)容量:9M（256K x 36） 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:托盤 其它名稱:71V67703S75PFGI
IDT7005L55JB 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
IDT7005L55JI 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 64KBIT 55NS 68PLCC
IDT7005L55JI8 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 64KBIT 55NS 68PLCC
IDT7005L55L68 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Dual-Port SRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*