- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299200 > IDT7005L55FB (INTEGRATED DEVICE TECHNOLOGY INC) Single, Ultra Low Cost, RRIO CMOS Amplifier PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT7005L55FB |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | SRAM |
| 英文描述： | Single, Ultra Low Cost, RRIO CMOS Amplifier |
| 中文描述： | 8K X 8 DUAL-PORT SRAM, 55 ns, QFP68 |
| 封裝： | 0.970 X 0.970 INCH, 0.080 INCH HEIGHT, QFP-68 |
| 文件頁(yè)數(shù)： | 6/20頁(yè) |
| 文件大?。?/td> | 189K |
| 代理商： | IDT7005L55FB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
6.42
IDT7005S/L
High-Speed 8K x 8 Dual-Port Static RAM
Military, Industrial and Commercial Temperature Ranges
14
Waveform of BUSY Arbitration Controlled by CE Timing(1) (M/S = VIH)
NOTES:
1. 'X' in part number indicates power rating (S or L).
2. Industrial temperature: for other speeds, packages and powers contact your sales office.
NOTES:
1. All timing is the same for left and right ports. Port “A” may be either the left or right port. Port “B” is the port opposite from port “A”.
2. If tAPS is not satisfied, the
BUSY signal will be asserted on one side or another but there is no guarantee on which side BUSY will be asserted.
Waveform of BUSY Arbitration Cycle Controlled by Address Match
Timing(1) (M/S = VIH)
AC Electrical Characteristics Over the
Operating Temperature and Supply Voltage Range(1,2)
2738 drw 15
ADDR"A"
and "B"
ADDRESSES MATCH
CE"A"
CE"B"
BUSY"B"
tAPS
(2)
tBAC
tBDC
2738 drw 16
ADDR"A"
ADDRESS "N"
ADDR"B"
BUSY"B"
tAPS
(2)
tBAA
tBDA
MATCHING ADDRESS "N"
7005X15
Com'l Only
7005X17
Com'l Only
7005X20
Com'l &
Military
7005X25
Com'l &
Military
Symbol
Parameter
Min.Max.Min.Max.Min.Max.Min.Max.
Unit
INTERRUPT TIMING
tAS
Address Set-up Time
0
____
0
____
0
____
0
____
ns
tWR
Write Recovery Time
0
____
0
____
0
____
0
____
ns
tINS
Interrupt Set Time
____
15
____
15
____
20
____
20
ns
tINR
Interrupt Reset Time
____
15
____
15
____
20
____
20
ns
2738 tbl 16a
7005X35
Com'l, Ind
& Military
7005X55
Com'l, Ind
& Military
7005X70
Military
Only
Symbol
Parameter
Min.Max.Min.Max.Min.Max.
Unit
INTERRUPT TIMING
tAS
Address Set-up Time
0
____
0
____
0
____
ns
tWR
Write Recovery Time
0
____
0
____
0
____
ns
tINS
Interrupt Set Time
____
25
____
40
____
50
ns
tINR
Interrupt Reset Time
____
25
____
40
____
50
ns
2738 tbl 16b
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7005L55G | Single, Ultra Low Cost, RRIO CMOS Amplifier; Package: SOT-23; No of Pins: 5; Container: Tape & Reel |
| IDT7005L55GB | Single, Ultra Low Cost, RRIO CMOS Amplifier |
| IDT7005L55J | Dual, Ultra Low Cost, RRIO CMOS Amplifier; Package: MSOP; No of Pins: 8; Container: Tape & Reel |
| IDT7005L55PF | Dual, Ultra Low Cost, RRIO CMOS Amplifier |
| IDT7005L55PFB | HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT7005L55G | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM |
| IDT7005L55GB | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 64KBIT 55NS 68PGA |
| IDT7005L55J | 功能描述:IC SRAM 64KBIT 55NS 68PLCC RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:45 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 雙端口，異步 存儲(chǔ)容量:128K（8K x 16） 速度:15ns 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:托盤 其它名稱:70V25S15PF |
| IDT7005L55J8 | 功能描述:IC SRAM 64KBIT 55NS 68PLCC RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:72 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步 存儲(chǔ)容量:9M（256K x 36） 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:托盤 其它名稱:71V67703S75PFGI |
| IDT7005L55JB | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。