參數(shù)資料
型號: IDT5V49EE901NLGI8
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 24/36頁
文件大?。?/td> 0K
描述: IC PLL CLK GEN 200MHZ 32VFQFN
產(chǎn)品培訓(xùn)模塊: VersaClock™ III Programmable Clocks
特色產(chǎn)品: VersaClock III Timing Devices
標(biāo)準(zhǔn)包裝: 2,500
系列: VersaClock™ III
類型: 時(shí)鐘發(fā)生器,多路復(fù)用器
PLL: 帶旁路
輸入: LVCMOS,LVTTL,晶體
輸出: HCSL,LVCMOS,LVDS,LVPECL,LVTTL
電路數(shù): 1
比率 - 輸入:輸出: 2:9
差分 - 輸入:輸出: 無/是
頻率 - 最大: 500MHz
除法器/乘法器: 是/是
電源電壓: 3.135 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 32-VFQFPN 裸露焊盤(4x4)
包裝: 帶卷 (TR)
IDT5V49EE901
EEPROM PROGRAMMABLE CLOCK GENERATOR
CLOCK SYNTHESIZER
IDT EEPROM PROGRAMMABLE CLOCK GENERATOR
30
IDT5V49EE901
REV R 092412
1. Memory bytes do not exist. Readback will be last value in shift register. If reading sequentially, value in 0x51 will be
returned.
0xBB
11
SD1[3:0]_CFG3
SD0[3:0]_CFG3
0xBC
11
SD1[3:0]_CFG4
SD0[3:0]_CFG4
0xBD
11
SD1[3:0]_CFG5
SD0[3:0]_CFG5
0xBE
AE
SRC1[1:0]_CFG4
SRC0[1:0]_CFG4
PDPL3_CFG4
SM[1:0]_CFG4
PRIMSRC_CFG4 Output Divide Source Selection
0xBF
AE
SRC1[1:0]_CFG5
SRC0[1:0]_CFG5
PDPL3_CFG5
SM[1:0]_CFG5
PRIMSRC_CFG5 PRIMSRC - primary source -
crystal or ICLOCK
0 = crystal/REFIN
1 = CLKIN
0xC0
AE
SRC1[1:0]_CFG0
SRC0[1:0]_CFG0
PDPL3_CFG0
SM[1:0]_CFG0
PRIMSRC_CFG0
SM = switch mode
0x = manual
10 = reserved
11 = auto-revertive
0xC1
AE
SRC1[1:0]_CFG1
SRC0[1:0]_CFG1
PDPL3_CFG1
SM[1:0]_CFG1
PRIMSRC_CFG1 PDPL3 - PLL3 shutdown
0 = normal
1 = shut down
0xC2
AE
SRC1[1:0]_CFG2
SRC0[1:0]_CFG2
PDPL3_CFG2
SM[1:0]_CFG2
PRIMSRC_CFG2 SRC = MUX control bit prior to
DIV#
SRC0[1:0]
00 - DIV1
01 - DIV3
10 - Reference input
0xC3
AE
SRC1[1:0]_CFG3
SRC0[1:0]_CFG3
PDPL3_CFG3
SM[1:0]_CFG3
PRIMSRC_CFG3
0xC4
24
SRC4[0]_CFG0
SRC3[2:0]_CFG0
SRC2[2:0]_CFG0
SRC1[2]_CFG0
SRC1/SRC2/SRC3..SRC5
000 - DIV1
001 - DIV3
010 - Reference input
011 - Reserved
100 - PLL0
101 - PLL1
110 - PLL2
111 - PLL3
0xC5
24
SRC4[0]_CFG1
SRC3[2:0]_CFG1
SRC2[2:0]_CFG1
SRC1[2]_CFG1
0xC6
24
SRC4[0]_CFG2
SRC3[2:0]_CFG2
SRC2[2:0]_CFG2
SRC1[2]_CFG2
0xC7
24
SRC4[0]_CFG3
SRC3[2:0]_CFG3
SRC2[2:0]_CFG3
SRC1[2]_CFG3
0xC8
24
SRC4[0]_CFG4
SRC3[2:0]_CFG4
SRC2[2:0]_CFG4
SRC1[2]_CFG4
0xC9
24
SRC4[0]_CFG5
SRC3[2:0]_CFG5
SRC2[2:0]_CFG5
SRC1[2]_CFG5
0xCA
49
SRC6[2:0]_CFG4
SRC5[2:0]_CFG4
SRC4[2:1]_CFG4
SRC6
000 - Reserved
001 - Reserved
010 - Reference input
011 - Reserved
100 - Reserved
101 - PLL1
110 - Reserved
111 - Reserved
Quiet MUX
0xCB
49
SRC6[2:0]_CFG5
SRC5[2:0]_CFG5
SRC4[2:1]_CFG5
0xCC
49
SRC6[2:0]_CFG0
SRC5[2:0]_CFG0
SRC4[2:1]_CFG0
0xCD
49
SRC6[2:0]_CFG1
SRC5[2:0]_CFG1
SRC4[2:1]_CFG1
0xCE
49
SRC6[2:0]_CFG2
SRC5[2:0]_CFG2
SRC4[2:1]_CFG2
0xCF
49
SRC6[2:0]_CFG3
SRC5[2:0]_CFG3
SRC4[2:1]_CFG3
Addr
Default
Register
Hex
Value
Bit #
Description
76
5
4
3
2
1
0
相關(guān)PDF資料
PDF描述
IDT5V49EE902NLGI IC CLOCK GEN PLL 500MHZ 32VFQFPN
IDT5V49EE904NLGI8 IC PLL CLK GEN 200MHZ 32VFQFN
IDT821024PPG IC PCM CODEC QUAD NONPROG 44TQFP
IDT821034DNG IC PCM CODEC QUAD MPI 52-PQFP
IDT821054PQF IC PCM CODEC QUAD MPI 64-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT5V49EE901PGGI 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK GENERATOR
IDT5V49EE901PGGI8 制造商:Integrated Device Technology Inc 功能描述:IC CLK GEN EEPROM PROGR 28TSSOP
IDT5V49EE902-EVB 制造商:Integrated Device Technology Inc 功能描述:EVAL BOARD FOR IDT 5V49EE902
IDT5V49EE902NLGI 功能描述:IC CLOCK GEN PLL 500MHZ 32VFQFPN RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
IDT5V49EE902NLGI8 制造商:Integrated Device Technology Inc 功能描述:IC CLK GEN EEPROM PROGR 32QFN