- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄239723 > ICSSSTVA32852CHLF-T (INTEGRATED DEVICE TECHNOLOGY INC) SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA114 PDF資料下載
參數(shù)資料
| 型號(hào)： | ICSSSTVA32852CHLF-T |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 鎖存器 |
| 英文描述： | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA114 |
| 封裝： | LEAD FREE, BGA-114 |
| 文件頁(yè)數(shù)： | 2/9頁(yè) |
| 文件大?。?/td> | 147K |
| 代理商： | ICSSSTVA32852CHLF-T |
2
ICSSSTVA32852
0918A—04/30/04
General Description
R
E
B
M
U
N
I
PE
M
A
N
I
PE
P
Y
TN
O
I
T
P
I
R
C
S
E
D
,
1
K
,
1
L
,
2
L
,
1
M
,
2
N
,
1
N
,
1
P
,
1
R
,
2
F
,
1
F
,
2
G
,
1
G
,
1
H
,
1
J
,
2
J
,
2
K
,
1
A
,
1
B
,
2
C
,
1
C
,
2
D
,
1
D
,
1
E
2
A
)
1
:
4
2
(
QT
U
P
T
U
Ot
u
p
t
u
o
a
t
a
D
,
6
L
,
5
L
,
6
M
,
5
N
,
6
N
,
6
P
,
6
R
,
5
G
,
6
G
,
6
H
,
6
J
,
5
J
,
5
K
,
6
K
,
5
C
,
6
C
,
5
D
,
6
D
,
6
E
,
5
F
,
6
F
5
A
,
6
A
,
6
B
)
1
:
4
2
(
QT
U
P
T
U
Ot
u
p
t
u
o
a
t
a
D
,
3
M
,
3
L
,
3
J
,
3
G
,
3
D
,
3
B
,
2
E
,
4
M
,
4
L
,
4
J
,
4
G
,
4
D
,
4
B
,
3
P
5
E
,
4
P
D
N
GR
W
Pd
n
u
o
r
G
,
3
H
,
3
F
,
3
E
,
3
C
,
2
P
,
2
M
,
2
B
,
4
K
,
4
H
,
4
F
,
4
E
,
4
C
,
3
N
,
3
K
5
P
,
5
M
,
5
B
,
4
N
Q
D
VR
W
Pl
a
n
i
m
o
n
V
5
.
2
,
e
g
a
t
l
o
v
y
l
p
u
s
t
u
p
t
u
O
,
4
T
,
5
V
,
6
W
,
5
W
,
4
U
,
4
V
,
4
W
,
3
V
,
3
W
,
5
T
,
6
T
,
5
U
,
6
U
,
6
V
,
1
U
,
1
V
,
3
T
,
2
V
,
1
W
,
2
W
,
3
U
2
T
,
1
T
,
2
U
)
1
:
4
2
(
DT
U
P
N
It
u
p
n
i
a
t
a
D
3
AK
L
CT
U
P
N
It
u
p
n
i
k
c
o
l
c
r
e
t
s
a
m
e
v
i
t
i
s
o
P
4
A#
K
L
CT
U
P
N
It
u
p
n
i
k
c
o
l
c
r
e
t
s
a
m
e
v
i
t
a
g
e
N
5
R
,
2
R
,
5
H
,
2
HD
D
VR
W
Pl
a
n
i
m
o
n
V
5
.
2
,
e
g
a
t
l
o
v
y
l
p
u
s
e
r
o
C
3
R#
T
E
S
E
RT
U
P
N
I)
w
o
l
e
v
i
t
c
a
(
t
e
s
e
R
4
RF
E
R
VT
U
P
N
Il
a
n
i
m
o
n
V
5
2
.
1
,
e
g
a
t
l
o
v
e
c
n
e
r
e
f
e
r
t
u
p
n
I
Pin Configuration
The 24-bit-to-48-bit ICSSSTVA32852 is a universal bus driver designed for 2.3V to 2.7V VDD operation and SSTL_2
I/O levels, except for the LVCMOS RESET# input.
Data flow from D to Q is controlled by the differential clock (CLK/CLK#) and a control signal (RESET#). The positive
edge of CLK is used to trigger the data flow and CLK# is used to maintain sufficient noise margins where as RESET#,
an LVCMOS asynchronous signal, is intended for use at the time of power-up only. ICSSSTVA32852 supports low-
power standby operation. A logic level “Low” at RESET# assures that all internal registers and outputs (Q) are reset
to the logic “Low” state, and all input receivers, data (D) and clock (CLK/CLK#) are switched off. Please note that
RESET# must always be supported with LVCMOS levels at a valid logic state because VREF may not be stable during
power-up.
To ensure that outputs are at a defined logic state before a stable clock has been supplied, RESET# must be held
at a logic “Low” level during power up.
In the DDR DIMM application, RESET# is specified to be completely asynchronous with respect to CLK and CLK#.
Therefore, no timing relationship can be guaranteed between the two signals. When entering a low-power standby state,
the register will be cleared and the outputs will be driven to a logic “Low” level quickly relative to the time to disable
the differential input receivers. This ensures there are no glitches on the output. However, when coming out of low-power
standby state, the register will become active quickly relative to the time to enable the differential input receivers. When
the data inputs are at a logic level “Low” and the clock is stable during the “Low”-to-”High” transition of RESET# until
the input receivers are fully enabled, the design ensures that the outputs will remain at a logic “Low” level.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT54FCT251TEB | FCT SERIES, 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, CDFP16 |
| IDT54FCT251TLB | FCT SERIES, 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, CQCC20 |
| IDT74LVC258AQ8 | LVC/LCX/Z SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDSO16 |
| ICS9DB202BG | LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
| ICS9DB108YGLNLFT | 9DB SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICSSSTVF16859 | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer |
| ICSSSTVF16859BKLFT | 制造商:ICS 功能描述: |
| ICSSSTVF16859BKT | 制造商:ICS 功能描述: |
| ICSSSTVF16859YK | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer |
| ICSS-VE-PU-N | 制造商:Black Box Corporation 功能描述:iCOMPEL S Series VESA Publisher |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。