- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360742 > ICS1523M High-Performance Programmable Line-Locked Clock Generator PDF資料下載
參數(shù)資料
| 型號： | ICS1523M |
| 英文描述： | High-Performance Programmable Line-Locked Clock Generator |
| 中文描述： | 高性能可編程線鎖定時鐘發(fā)生器 |
| 文件頁數(shù)： | 3/27頁 |
| 文件大?。?/td> | 1216K |
| 代理商： | ICS1523M |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
3
ICS1523
Overview
The ICS1523 addresses stringent graphics system line-locked
and genlocked applications and provides the clock signals
required by high-performance video analog-to-digital convert-
ers. Included are a phase-locked loop (PLL) with a 500-MHz
voltage controlled oscillator (VCO), a Dynamic Phase Adjust to
provide a user-programmed pixel clock delay, the means for
deMUXing multiplexed ADCs, and both balanced-program-
mable (PECL) and single-ended (SSTL_3) high-speed clock
outputs.
Phase-Locked Loop
The phase-locked loop is optimized for line-locked applica-
tions, for which the inputs are horizontal sync signals. A
high-performance Schmitt trigger preconditions the HSYNC
input, whose pulses can be degraded if they are from a remote
source. This preconditioned HSYNC signal is provided as a
clean reference signal with a short transition time. (In contrast,
the signal that a typical PC graphics card provides has a transi-
tion time of tens of nanoseconds.)
A second high-frequency input such as a crystal oscillator and
a 7-bit programmable divider can be selected. This selection al-
lows the loop to operate from a local source and is also useful
for evaluating intrinsic jitter.
A 12-bit programmable feedback divider completes the loop.
Designers can substitute an external divider.
Either the conditioned HSYNC input or the loop output (recov-
ered HSYNC) is available at the FUNC pin, aligned to the edge
of the pixel clock.
Automatic Power-On Reset Detection
The ICS1523 has automatic power-on reset detection circuitry
and it resets itself if the supply voltage drops below threshold
values. No external connection to a reset signal is required.
Dynamic Phase Adjust
The Dynamic Phase Adjust allows addition of a program-
mable delay to the pixel clock output, relative to the recovered
HSYNC signal. The ability to add delays is particularly useful
when multiple video sources must be synchronized. A delay of
up to one pixel clock period is selectable in the following
increments:
1/64 period for pixel clock rates to 40 MHz
1/32 period for pixel clock rates to 80 MHz
1/16 period for pixel clock rates to 160 MHz
Output Drivers and Logic Inputs
The ICS1523 utilizes low-voltage TTL (LVTTL) inputs as well
as SSTL_3 (EIA/JESD8-8) and low-voltage PECL (pseudo-
ECL) outputs, operating at 3.3-V supply voltage. The LVTTL
inputs are 5 V-tolerant. The SSTL_3 and differential PECL out-
put drivers drive resistive terminations or transmission lines.
At lower clock frequencies, the SSTL_3 outputs can be oper-
ated unterminated.
I
2
C-bus
Serial Interface
The IC
S
1523 utilizes the industry-standard I
2
C-bus
serial in-
terface. The interface uses 12 registers: one write-only, eight
read/write, and three read-only. Two ICS1523 devices can be
addressed, according to the state of the I
2
CADR pin. When
the pin is low, the read address is 4Dh, and the write address is
4Ch. When the pin is high, the read address is 4Fh, and the
write address is 4Eh. The I
2
C-bus serial interface can run at ei-
ther low speed (100 kHz) or high speed (400 kHz) and provides
5V-tolerant input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS1524 | Dual Output Phase Controlled SSTL-3/PECL Clock Generator |
| ICS1524M | Dual Output Phase Controlled SSTL-3/PECL Clock Generator |
| ICS1524MT | Dual Output Phase Controlled SSTL-3/PECL Clock Generator |
| ICS1526 | Video Clock Synthesizer |
| ICS1526GLF | Video Clock Synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1523MLF | 功能描述:IC SYNTHESIZER VIDEO CLK 24-SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ICS1523MLFT | 功能描述:IC VIDEO CLK SYNTHESIZER 24-SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| ICS1523MT | 功能描述:IC VIDEO CLK SYNTHESIZER 24-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標準包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| ICS1524 | 制造商:ICS 制造商全稱:ICS 功能描述:Dual Output Phase Controlled SSTL-3/PECL Clock Generator |
| ICS1524AM | 功能描述:IC CLK GEN SSTL_3/PECL 24-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標準包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。