參數(shù)資料
型號: IBMN364804CT3C-260
英文描述: x8 SDRAM
中文描述: x8 SDRAM內(nèi)存
文件頁數(shù): 13/71頁
文件大?。?/td> 1251K
代理商: IBMN364804CT3C-260
IBMN364164
IBMN364404
IBMN364804
64Mb Synchronous DRAM - Die Revision C
19L3265.E35856B
1/01
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 13 of 71
Read Interrupted by a Write
To interrupt a burst read with a Write Command, DQM may be needed to place the DQs (output drivers) in a
high impedance state to avoid data contention on the DQ bus. If a Read Command will issue data on the first
or second clocks cycles of the write operation, DQM is needed to insure the DQs are tri-stated. After that
point the Write Command will have control of the DQ bus.
Minimum Read to Write Interval
COMMAND
NOP
NOP
READ A
WRITE A
NOP
NOP
NOP
DQM
DIN A
0
DIN A
1
DIN A
2
DIN A
3
: “H” or “L”
DIN A
0
DIN A
1
DIN A
2
DIN A
3
t
CK2,
DQs
CAS latency = 2
t
CK3,
DQs
CAS latency = 3
CLK
T0
T2
T1
T3
T4
T5
T6
T7
T8
NOP
NOP
DQM high for CAS latency = 2 only.
Required to mask first bit of READ data.
(Burst Length = 4, CAS latency = 2, 3)
相關(guān)PDF資料
PDF描述
IBMN364804CT3C-360 x8 SDRAM
IBMN364804CT3C-75A x8 SDRAM
IBMSGRF0100 TRANSISTOR | BJT | NPN | 4.5V V(BR)CEO | 75MA I(C) | SOT-353
IBT200-200 DC to DC Converter
IBT200-201 DC to DC Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBMPPC403GAJC33C1 制造商:IBM 功能描述:
IBMPPC750CLGEQ4023 制造商:IBM 功能描述:MPU 750CL RISC 32BIT 90NM 400MHZ 1.15V/1.8V 278FCBGA - Trays
IBMPPC750CLGEQ5023 制造商:IBM Microelectronics 功能描述:MPU 750CL RISC 32BIT 90NM 500MHZ 1.15V/1.8V 278FCBGA - Trays
IBMPPC750CLGEQA033 制造商:IBM 功能描述:MPU 750CL RISC 32BIT 90NM 1GHZ 1.15V/1.8V 278FCBGA - Trays 制造商:IBM 功能描述:IBMIBMPPC750CLGEQA033 CPU PPC 750CL 1GHZ
IBN100 制造商:Hubbell Wiring Device-Kellems 功能描述:ICON, BLANK,BR,100PK