參數(shù)資料
型號(hào)： IBMN364404CT3C-260
英文描述： x4 SDRAM
中文描述： x4內(nèi)存
文件頁(yè)數(shù)： 9/71頁(yè)
文件大?。?/td> 1251K
代理商： IBMN364404CT3C-260
IBMN364164
IBMN364404
IBMN364804
64Mb Synchronous DRAM - Die Revision C
19L3265.E35856B
1/01
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 9 of 71
Bank Activate Command
In relation to the operation of a fast page mode DRAM, the Bank Activate command corresponds to a falling
RAS signal. The Bank Activate command is issued by holding CAS and WE high with CS and RAS low at the
rising edge of the clock. The bank select address A12 - A13 is used to select the desired bank. The row
address A0 - A11 is used to determine which row to activate in the selected bank.
The Bank Activate command must be applied before any Read or Write operation can be executed. The
delay from when the Bank Activate command is applied to when the first read or write operation can begin
must meet or exceed the RAS to CAS delay time (t
RCD
). Once a bank has been activated it must be pre-
charged before another Bank Activate command can be applied to the same bank. The minimum time inter-
val between successive Bank Activate commands to the same bank is determined by the RAS cycle time of
the device (t
RC
). The minimum time interval between interleaved Bank Activate commands (Bank A to Bank B
and vice versa) is the Bank to Bank delay time (t
RRD
). The maximum time that each bank can be held active
is specified as t
RAS(max)
.
Bank Select
The Bank Select inputs, BS0 and BS1, determine the bank to be used during a Bank Activate, Precharge,
Read, or Write operation.
Bank Activate Command Cycle
Bank Selection Bits
BS0
BS1
Bank
0
0
Bank 0
0
1
Bank 1
1
0
Bank 2
1
1
Bank 3
ADDRESS
CLK
T0
T2
T1
T3
Tn
Tn+1
Tn+2
Tn+3
COMMAND
NOP
NOP
NOP
NOP
Bank A
Row Addr.
Bank A
Activate
PWrite A
Bank A
Col. Addr.
. . . . . . . . . .
. . . . . . . . . .
. . . . . . . . . .
Bank B
Activate
Bank A
Row Addr.
Bank A
Activate
RAS-CAS delay (
t
RCD
)
: “H” or “L”
RAS Cycle time (
t
RC
)
RAS - RAS delay time (
t
RRD
)
Bank B
Row Addr.
(CAS Latency = 3, t
RCD
= 3)
相關(guān)PDF資料
PDF描述
IBMN364404CT3C-360 x4 SDRAM
IBMN364404CT3C-75A x4 SDRAM
IBMN364804CT3C-260 x8 SDRAM
IBMN364804CT3C-360 x8 SDRAM
IBMN364804CT3C-75A x8 SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBMPPC403GAJC33C1 制造商:IBM 功能描述:
IBMPPC750CLGEQ4023 制造商:IBM 功能描述:MPU 750CL RISC 32BIT 90NM 400MHZ 1.15V/1.8V 278FCBGA - Trays
IBMPPC750CLGEQ5023 制造商:IBM Microelectronics 功能描述:MPU 750CL RISC 32BIT 90NM 500MHZ 1.15V/1.8V 278FCBGA - Trays
IBMPPC750CLGEQA033 制造商:IBM 功能描述:MPU 750CL RISC 32BIT 90NM 1GHZ 1.15V/1.8V 278FCBGA - Trays 制造商:IBM 功能描述:IBMIBMPPC750CLGEQA033 CPU PPC 750CL 1GHZ
IBN100 制造商:Hubbell Wiring Device-Kellems 功能描述:ICON, BLANK,BR,100PK
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*