- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360707 > IBMN364164CT3C-260 x16 SDRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | IBMN364164CT3C-260 |
| 英文描述： | x16 SDRAM |
| 中文描述： | x16內(nèi)存 |
| 文件頁(yè)數(shù)： | 34/71頁(yè) |
| 文件大?。?/td> | 1251K |
| 代理商： | IBMN364164CT3C-260 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)當(dāng)前第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)
IBMN364164
IBMN364404
64Mb Synchronous DRAM - Die Revision C
IBMN364804
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 34 of 71
19L3265.E35856B
1/01
Write
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
L
L
H
H
H
H
X
L
L
L
L
H
L
L
H
H
L
L
H
H
X
L
L
H
H
L
L
H
L
H
L
H
L
H
X
L
H
L
H
L
OP Code
Mode Register Set
Auto or Self Refresh ILLEGAL
Precharge
Row Address Bank Activate
Column
Write
Column
Read
X
Burst Termination
X
No Operation
X
Device Deselect
OP Code
Mode Register Set
X
Auto or Self Refresh ILLEGAL
X
Precharge
Row Address Bank Activate
Column
Write
ILLEGAL
X
BS
BS
BS
BS
X
X
X
X
X
Terminate Burst; Start the Precharge
ILLEGAL
Terminate Burst; Start a new Write cycle
Terminate Burst; Start the Read cycle
Terminate the Burst
Continue the Burst
Continue the Burst
ILLEGAL
4
8, 9
8, 9
Read with
Auto Pre-
charge
X
BS
BS
BS
ILLEGAL
ILLEGAL
ILLEGAL
4
4
4
4
L
L
L
H
L
L
L
H
H
H
X
L
L
L
L
H
H
X
L
L
H
H
L
H
X
L
H
L
BS
X
X
X
Column
X
X
X
Read
Burst Termination
No Operation
Device Deselect
Mode Register Set
Auto or Self Refresh ILLEGAL
Precharge
ILLEGAL
ILLEGAL
Continue the Burst
Continue the Burst
ILLEGAL
Write with
Auto Pre-
charge
OP Code
X
BS
X
X
ILLEGAL
4
4
4
4
L
L
L
L
L
H
L
L
L
L
L
L
L
L
H
L
H
H
H
H
X
L
L
L
L
H
H
H
H
X
H
L
L
H
H
X
L
L
H
H
L
L
H
H
X
H
L
H
L
H
X
L
H
L
H
L
H
L
H
X
BS
BS
BS
X
X
X
Row Address Bank Activate
Column
Column
X
X
X
OP Code
X
X
Row Address Bank Activate
Column
Column
X
X
X
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
Continue the Burst
Continue the Burst
ILLEGAL
Write
Read
Burst Termination
No Operation
Device Deselect
Mode Register Set
Auto or Self Refresh ILLEGAL
Precharge
Precharging
X
BS
BS
BS
BS
X
X
X
No Operation; Bank(s) idle after t
RP
ILLEGAL
ILLEGAL
ILLEGAL
No Operation; Bank(s) idle after t
RP
No Operation; Bank(s) idle after t
RP
No Operation; Bank(s) idle after t
RP
4
4
Write
Read
Burst Termination
No Operation
Device Deselect
4
Current State Truth Table
(Part 2 of 4)(See note 1)
Current State
Command
Action
Notes
CS
RAS CAS WE A12,A13
A11 - A0
Description
1. CKE is assumed to be active (high) in the previous cycle for all entries. The Current State is the state of the bank that the Com-
mand is being applied to.
2. All Banks must be idle; otherwise, it is an illegal action.
3. If CKE is active (high) the SDRAM will start the Auto (CBR) Refresh operation, if CKE is inactive (low) than the Self Refresh mode
is entered.
4. The Current State refers to only one of the banks. If BS selects this bank then the action is illegal. If BS selects the bank not being
referenced by the Current State then the action may be legal depending on the state of that bank.
5. If CKE is inactive (low) then the Power Down mode is entered; otherwise there is a No Operation.
6. The minimum and maximum Active time (t
RAS
) must be satisfied.
7. The RAS to CAS Delay (t
RCD
) must occur before the command is given.
8. Column address A10 is used to determine if the Auto Precharge function is activated.
9. The command must satisfy any bus contention, bus turn around, and/or write recovery requirements.
10. The command is illegal if the minimum bank to bank delay time (t
RRD
) is not satisfied.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBMN364164CT3C-360 | x16 SDRAM |
| IBMN364164CT3C-68 | x16 SDRAM |
| IBMN364164CT3C-75A | x16 SDRAM |
| IBMN364404CT3C-260 | x4 SDRAM |
| IBMN364404CT3C-360 | x4 SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBMN364164CT3C360 | 制造商:IBM 功能描述:* |
| IBMPPC403GAJC33C1 | 制造商:IBM 功能描述: |
| IBMPPC750CLGEQ4023 | 制造商:IBM 功能描述:MPU 750CL RISC 32BIT 90NM 400MHZ 1.15V/1.8V 278FCBGA - Trays |
| IBMPPC750CLGEQ5023 | 制造商:IBM Microelectronics 功能描述:MPU 750CL RISC 32BIT 90NM 500MHZ 1.15V/1.8V 278FCBGA - Trays |
| IBMPPC750CLGEQA033 | 制造商:IBM 功能描述:MPU 750CL RISC 32BIT 90NM 1GHZ 1.15V/1.8V 278FCBGA - Trays 制造商:IBM 功能描述:IBMIBMPPC750CLGEQA033 CPU PPC 750CL 1GHZ |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。