- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1996 > HMC703LP4E (Hittite Microwave Corporation)IC FRACT-N PLL W/SWEEPR 24QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | HMC703LP4E |
| 廠商： | Hittite Microwave Corporation |
| 文件頁數(shù)： | 31/58頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FRACT-N PLL W/SWEEPR 24QFN |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 整數(shù) N/小數(shù) N 分頻 |
| PLL： | 是 |
| 輸入： | CMOS |
| 輸出： | CMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 8GHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3.3V，5V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-VQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 24-QFN 裸露焊盤（4x4） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | 1127-1065-6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
P
LL
s
-
s
M
T
6 - 37
HMC703LP4E
v02.0813
8 GHz fractional syntHesizer
For price, delivery and to place orders: Hittite Microwave Corporation, 2 Elizabeth Drive, Chelmsford, MA 01824
978-250-3343 978-250-3373 fax Order On-line at www.hittite.com
Application Support: pll@hittite.com
General Purpose output (GPo) Pin
The PLL shares the LD_sDO (Lock-Detect/serial Data Out) pin to perform various functions. While the pin is most
commonly used to read back registers from chip via the sPI, it is also capable of exporting a variety of interesting
signals and real time test waveforms (including Lock Detect). It is driven by a tri-state CMOs driver with ~200 Ω Rout.
It has logic associated with it to dynamically select whether the driver is enabled, and to decide which data to export
from the chip.
In its default configuration, after power-on-reset, the output driver is disabled, and only drives during appropriately
addressed sPI reads. This allows it to share the output with other devices on the same bus.
Depending on the sPI mode, the read section of sPI cycle is recognized differently
HMC sPI Mode: The driver is enabled during the last 24 bits of sPI READ cycle (not during write cycles).
Open sPI Mode: The driver is enabled if the chip is addressed - ie. The last 3 bits of sPI cycle = ‘000’b before the
rising edge of sEN (Note A).
To consistently monitor any of the GPO signals, including Lock Detect, set Reg 0Fh[7] = 1 to keep the sDO driver
always on. This stops the LDO driver from tri-stating and means that the sDO line cannot be shared with other devices.
The chip will naturally switch away from the GPO data and export the sDO during an sPI read (Note B). To prevent
this automatic data selection, and always select the GPO signal, set “Prevent AutoMux of sDO” (Reg 0Fh[6] = 1). The
phase noise performance at this output is poor and uncharacterized. Also, the GPO output should not be toggling
during normal operation. Otherwise the spectral performance may degrade.
Note that there are additional controls available, which may be helpful if sharing the bus with other devices:
To allow the driver to be active (subject to the conditions above) even when the chip is disabled -
set Reg 01h[7] = 1.
To disable the driver completely, set Reg 08h[5] = 0 (it takes precedence over all else).
To disable either the pull-up or pull-down sections of the driver, Reg 0Fh[8] = 0 or Reg 0Fh[9] = 0 respectively.
Note A: If SEN rises before SCK has clocked in an ‘invalid’ (non-zero) chip -address, the part will start to drive the
bus.
Note B: In Open Mode, the active portion of the read is defined between the 1st SCK rising edge after SEN, to the
next rising edge of SEN.
Example scenarios:
Drive sDO during reads, tri-state otherwise (to allow bus-sharing)
No action required.
Drive sDO during reads, Lock Detect otherwise
set GPO select Reg 0Fh[4:0] = ‘00001’ (which is default)
set “Prevent GPO driver disable” (Reg 0Fh[7] = 1)
Always drive Lock Detect
set “ Prevent AutoMux of sDO” Reg 0Fh[6] = 1
set GPO select Reg 0Fh[4:0]= 00001 (which is default)
set “Prevent GPO driver disable” (Reg 0Fh[7] = 1))
The signals available on the GPO are selected by changing “GPO select”, Reg 0Fh[4:0].
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMC704LP4E | IC FRACT-N PLL 16BIT 24QFN |
| HMC830LP6GE | IC FRACT-N PLL W/VCO 40QFN |
| HMP8117CNZ | IC VIDEO DECODER NTSC/PAL 80PQFP |
| HMP8156ACNZ | IC VIDEO ENCODER NTSC/PAL 64MQFP |
| HSP45102SC-40Z | IC OSC NCO 40MHZ 28-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMC703LP4ETR | 制造商:Hittite Microwave Corp 功能描述:IC FRACT-N PLL W/SWEEPR 24QFN 制造商:Hittite Microwave Corp 功能描述:8 GHz Fractional-N PLL with Sweeper |
| HMC7043LP7FE | 功能描述:IC FRACT-N PLL W/SWEEPR 48LFCSP 制造商:analog devices inc. 系列:- 包裝:剪切帶（CT） 零件狀態(tài):新產(chǎn)品 類型:* PLL:是 輸入:時(shí)鐘 輸出:CML，LVDS，LVPECL 電路數(shù):1 比率 - 輸入:輸出:1：14 差分 - 輸入:輸出:是/是 頻率 - 最大值:3.2GHz 分頻器/倍頻器:是/無 電壓 - 電源:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-VFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:48-LFCSP（7x7） 標(biāo)準(zhǔn)包裝:1 |
| HMC7043LP7FETR | 功能描述:IC FRACT-N PLL W/SWEEPR 48LFCSP 制造商:analog devices inc. 系列:- 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:時(shí)鐘緩沖器 PLL:是 輸入:時(shí)鐘 輸出:CMOS，LVDS，LVPECL 電路數(shù):1 比率 - 輸入:輸出:1：14 差分 - 輸入:輸出:是/是 頻率 - 最大值:3.2GHz 分頻器/倍頻器:是/無 電壓 - 電源:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-VFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:48-LFCSP（7x7） 標(biāo)準(zhǔn)包裝:1 |
| HMC7044LP10BETR | 功能描述:IC JITTER ATTENUATOR 68LFCSP 制造商:analog devices inc. 系列:- 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:漂移衰減器 PLL:是 輸入:CML，CMOS，LVDS，LVPECL 輸出:CML，LVDS，LVPECL 電路數(shù):1 比率 - 輸入:輸出:4:14 差分 - 輸入:輸出:是/是 頻率 - 最大值:3.2GHz 分頻器/倍頻器:是/無 電壓 - 電源:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:68-VFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:68-LFCSP-VQ（10x10） 標(biāo)準(zhǔn)包裝:1 |
| HMC704LP4E | 功能描述:IC FRACT-N PLL 16BIT 24QFN RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。