
4
Absolute Maximum Ratings
Thermal Information
VDDA, VDDD, VDDQ (Measured to VSS). . . . . . . . . . . . . . . . . 4.3V
Digital Inputs . . . . . . . . . . . . . . . . . . . . . . . . . .VSSD -0.3V to +5.5V
Analog Outputs . . . . . . . . . . . . . . . . . . VSSA -0.3V to VDDA +0.3V
Digital Pouts. . . . . . . . . . . . . . . . . . . . . VSSQ -0.3V to VDDQ +0.3V
ESD Rating
Human Body Model (Per MIL-STD-883 Method 3015.7) . . . >2kV
Operating Conditions
Temperature Range. . . . . . . . . . . . . . . . . . . . . . . . . . . 0
o
C to 70
o
C
Voltage Range (VDDA, VDDD, VDDQ to VSS) . . . . . . 3.0V to 3.6V
Thermal Resistance (Typical, Note 3)
SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Maximum Junction Temperature (Plastic Package) . . . . . . . .150
o
C
Maximum Storage Temperature Range. . . . . . . . . . -65
o
C to 150
o
C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . 260
o
C
(SOIC - Lead Tips Only)
θ
JA
(
o
C/W)
80
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
3.
θ
JA
is measured with the component mounted on an evaluation PC board in free air.
Electrical Specifications
Per Operating Conditions Listed Above, Unless Otherwise Specified
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
DC SUPPLY CURRENT
Supply Current, Digital
IDDD
VDDD = 3.6V
-
-
25
mA
Supply Current, Output Drivers
IDDQ
VDDQ = 3.6V, No Output Drivers Enabled
-
-
6
mA
Supply Current, Analog
DIGITAL INPUTS
(SDA, SCL, PDEN, EXTFB, HSYNC, OSC, I
2
CADR)
IDDA
VDDA = 3.6V
-
-
5
mA
Input High Voltage
V
IH
2
-
5.5
V
Input Low Voltage
V
IL
VSS-0.3
-
0.8
V
Input Hysteresis
0.2
-
0.6
V
Input High Current
I
IH
V
IH
= VDD
-
-
±
10
μ
A
Input Low Current
I
IL
V
IL
= 0
-
-
±
200
μ
A
Input Capacitance
C
IN
-
-
10
pF
SDA
(IN OUTPUT MODE: SDA IS BIDIRECTIONAL)
Output Low Voltage
V
OL
I
OUT
= 3mA. V
OH
= 6.0V Maximum, as
Determined by the External Pull-up Resistor.
-
-
0.4
V
PECL OUTPUTS
(CLK+, CLK-, CLK/2+, CLK/2-)
Output High Voltage
V
OH
I
OUT
= 0
-
-
VDD
V
Output Low Voltage (Note 4)
V
OL
I
OUT
= Programmed Value
1.0
-
-
V
SSTL_3 OUTPUTS
(CLK, CLK/2, FUNC, LOCK/REF)
Output Resistance
R
O
1 < V
O
< 2V
-
-
80
AC INPUT CHARACTERISTICS
HSYNC Input Frequency
f
HSYNC
Reg 7[7] = 0
0.008
-
10
MHz
OSC Input Frequency
f
OSC
Reg 7[7] = 1
0.02
-
100
MHz
TIMING CHARACTERISTICS
(Note 5)
REF Output Transition Times
t
r
Rise Time/Fall Time
-
2.8/1.8
-
ns
PECL CLK Output Transition Times
t
P
Rise Time/Fall Time
-
1.0/1.2
-
ns
SSTL CLK Output Transition Times
t
S
Rise Time/Fall Time
-
1.6/0.7
-
ns
FUNC Output Transition Times
t
F
Rise Time/Fall Time
-
1.2/1.0
-
ns
HSYNC to REF Delay
t
0
11.3
11.5
12
ns
REF to PECL Clock Delay
t
1
-1.0
0.8
2.2
ns
HI5634