
KING BILLION ELECTRONICS CO., LTD
駿
億
電
子
股
份
有
限
公
司
HE84G762B
HE80004 Series
June 1, 2004
This specification is subject to change without notice. Please contact sales person for the latest version before use.
54
V0.92
NAME
VALUE
0
1
0
1
00
01
10
11
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
00
01
10
11
000
001
010
011
100
101
110
111
000
001
010
011
100
101
110
111
0
1
00
01
10
11
0
1
00
01
10
11
NOTE
R/C oscillator For fast clock
Crystal oscillator For fast clock
R/C oscillator For 32k clock
Crystal oscillator For 32k clock
slow clock only
illegal
dual clock
fast clock only
WDT disable
WDT enable
open-drain output
push-pull output
open-drain output
push-pull output
open-drain output
push-pull output
open-drain output
push-pull output
open-drain output
push-pull output
IO pin
LCD pin
IO pin
LCD pin
32x96
48x80
64x64
80x48
1/7 bias
1/7.5 bias
1/8 bias
1/8.5 bias
1/9 bias
1/9.5 bias
1/10 bias
1/5 bias
Ring-osc internal cap. Select C=2P
Ring-osc internal cap. Select C=4P
Ring-osc internal cap. Select C=7P
Ring-osc internal cap. Select C=14P
Ring-osc internal cap. Select C=20P
Ring-osc internal cap. Select C=40P
Ring-osc internal cap. Select C=50P
Ring-osc internal cap. Select C=60P
7-bit DAC/PWM output
8-bit DAC/PWM output
16 Gray Level
4 Gray Level
2 Level(B/W)
2 Level(B/W)
internal MEMORY
external MEMORY
LVD level voltage detect is 2.4V
LVD level voltage detect is 2.6V
LVD level voltage detect is 2.8V
LVD level voltage detect is 3.0V
MO_FXTAL
MO_SXTAL
MO_FCK/SCKN
MO_WDTE
MO_CPP[7:0]
MO_DPP[7:0]
MO_10PP[7:0]
MO_15PP[1:0]
MO_17PP[7:0]
MO_LIO15[1:0]
MO_LIO17[7:0]
MO_COM[1:0]
MO_LBSR[2:0]
MO_RCAP[2:0]
MO_8BVOC
MO_GRAY_MODE[1:0]
MO_EXMEM
MO_DLVL[1:0]