- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371797 > HDMP-1638 Gigabit Ethernet Transceiver Chip with Dual Serial I/O and Differential PECL Clock Inputs(帶雙路串行I/O和差分PECL時(shí)鐘輸入的千兆位以太網(wǎng)收發(fā)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | HDMP-1638 |
| 英文描述： | Gigabit Ethernet Transceiver Chip with Dual Serial I/O and Differential PECL Clock Inputs(帶雙路串行I/O和差分PECL時(shí)鐘輸入的千兆位以太網(wǎng)收發(fā)器) |
| 中文描述： | 千兆以太網(wǎng)收發(fā)器芯片，配有雙串行I / O和差分PECL時(shí)鐘輸入（帶雙路串行的I / O和差分PECL的時(shí)鐘輸入的千兆位以太網(wǎng)收發(fā)器） |
| 文件頁數(shù)： | 16/19頁 |
| 文件大?。?/td> | 253K |
| 代理商： | HDMP-1638 |
16
Data Inputs:
One 10 bit, 8B/10B encoded data byte. TX[0]
is the first bit transmitted. TX[0] is the least significant bit.
Loop Filter Capacitor:
A loop filter capacitor must be
connected across the TXCAP1 and TXCAP0 pins (typical
value=0.1
μ
F).
Signal Detect:
Indicates a loss of signal on the high-speed
differential inputs,
±
DINB, as in the case where the
transmission cable becomes disconnected.
If
±
DIN>=200 mV peak-to-peak, SIG_DET=logic 1.
If
±
DIN<200 mV and
±
DIN>50 mV, SIG_DET=undefined.
If
±
DIN<=50 mV, SIG_DET=logic 0.
Logic Power Supply:
Normally 3.3 volts. Used for
internal receiver PECL logic. It should be isolated from
the noisy TTL supply as well as possible.
Analog Power Supply:
Normally 3.3 volts. Used to provide
a clean supply line for the PLL and high speed analog cells.
High Speed Supply:
Normally 3.3 volts. Used only for
the high speed receiver cell (HS_IN). Noise on this line
should be minimized for best operation.
TTL Power Supply:
Normally 3.3 volts. Used for all TTL
receiver output buffer cells.
Logic Power Supply:
Normally 3.3 volts. Used for
internal transmitter PECL logic. Also used for all
transmitter TTL input buffer cells.
Analog Power Supply:
Normally 3.3 volts. Used to provide
a clean supply line for the PLL and high speed analog cells.
High Speed ECL Supply:
Normally 3.3 volts. Used only
for the last stage of the high speed transmitter output cell
(HS_OUT) as shown in Figure 10. Due to high current transi-
tions, this V
CC
should be well bypassed to a ground plane.
High Speed Supply:
Normally 3.3 volts. Used by the
transmitter side for the high speed circuitry. Noise on this
line should be minimized for best operation.
NAME
PIN
TYPE
SIGNAL
TX[0]
TX[1]
TX[2]
TX[3]
TX[4]
TX[5]
TX[6]
TX[7]
TX[8]
TX[9]
2
3
4
5
6
7
8
9
10
11
I-TTL
TXCAP0
TXCAP1
17
16
C
V
CC
_TX
20
S
SIG_DET
26
O-TTL
V
CC
_RX
28
58
S
V
CC
_RXA
50
S
V
CC
_RXHS
54
S
V
CC
_RXTTL
29
37
42
S
V
CC
_TXA
18
S
V
CC
_TXECL
61
S
V
CC
_TXHS
64
S
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP-2689 | Quad 2.125/1.0625 GBd Fibre Channel General Purpose SerDes |
| HDMP1526 | Optoelectronic |
| HDMP2003 | FIBER OPTIC SUPPORT CIRCUIT |
| HDMP2004 | FIBER OPTIC SUPPORT CIRCUIT |
| HDMP2006 | FIBER OPTIC SUPPORT CIRCUIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-1646 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Gigabit Ethernet Transceiver Chip |
| HDMP-1646A | 制造商:Agilent 功能描述:_ |
| HDMP1646AG | 制造商:Agilent Technologies 功能描述: |
| HDMP-1685A | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Agilent HDMP-1685A 1.25 Gbps Four Channel SerDes with 5-pin DDR SSTL_2 Parallel Interface |
| HDMP-1687 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Four Channel SerDes Circuit for Gigabit Ethernet and Fibre Channel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。