- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371797 > HDMP-1637A Gigabit Ethernet Serialize/Deserialize (SerDes) with Differential PECL Clock Inputs(帶差分PECL時(shí)鐘輸入的千兆位以太網(wǎng)串行器/解串行器) PDF資料下載
參數(shù)資料
| 型號(hào)： | HDMP-1637A |
| 英文描述： | Gigabit Ethernet Serialize/Deserialize (SerDes) with Differential PECL Clock Inputs(帶差分PECL時(shí)鐘輸入的千兆位以太網(wǎng)串行器/解串行器) |
| 中文描述： | 千兆以太網(wǎng)序列化/反序列化器（SerDes）與差分PECL時(shí)鐘輸入（帶差分PECL的時(shí)鐘輸入的千兆位以太網(wǎng)串行器/解串行器） |
| 文件頁數(shù)： | 6/16頁 |
| 文件大小： | 249K |
| 代理商： | HDMP-1637A |
6
HDMP-1637A (Receiver Section)
Timing Characteristics
T
A
= 0
°
C to +70
°
C, V
CC
= 3.15 V to 3.45 V
Symbol
f_lock
Frequency Lock at Powerup
b_sync
[1,2]
Bit Sync Time
t
valid_before
Time Data Valid Before Rising Edge of RBC
t
valid_after
Time Data Valid After Rising Edge of RBC
t
duty
RBC Duty Cycle
t
A-B[4]
Rising Edge Time Difference between
RBC0 and RBC1
t_rxlat
[3]
Receiver Latency
Parameter
Units
μ
s
bits
nsec
nsec
%
nsec
Min.
Typ.
Max.
500
2500
2.5
1.5
40
7.5
60
8.5
nsec
bits
22.4
28.0
Notes:
1. This is the recovery time for input phase jumps, per the Fibre Channel Specification X3.230-1994 FC-PH Standard, Sec 5.3.
2. Tested using C
PLL
= 0.1
μ
F.
3. The receiver latency, as shown in Figure 6, is defined as the time between receiving the first serial bit of a parallel data word
(defined as the first edge of the first serial bit) and the clocking out of that parallel word (defined by the rising edge of the receive
byte clock, either RBC1 or RBC0).
4. Guaranteed at room temperature.
Figure 6. Receiver Latency.
Figure 5. Receiver Section Timing.
DATA
DATA
RX[0]-RX[9]
t
valid_before
t
valid_after
RBC1
K28.5
DATA
DATA
1.4 V
2.0 V
0.8 V
2.0 V
BYTSYNC
RBC0
t
A-B
0.8 V
1.4 V
DATA BYTE A
DATA BYTE D
RX[0]-RX[9]
DATA BYTE D
± DIN
1.4 V
t_rxlat
R5
R6
R7
R8
R9
R0
R1
R2
R3
R4
R5
R6
R7
R8
R9
R2
R3
R4
R5
RBC1/0
DATA BYTE C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP-1638 | Gigabit Ethernet Transceiver Chip with Dual Serial I/O and Differential PECL Clock Inputs(帶雙路串行I/O和差分PECL時(shí)鐘輸入的千兆位以太網(wǎng)收發(fā)器) |
| HDMP-2689 | Quad 2.125/1.0625 GBd Fibre Channel General Purpose SerDes |
| HDMP1526 | Optoelectronic |
| HDMP2003 | FIBER OPTIC SUPPORT CIRCUIT |
| HDMP2004 | FIBER OPTIC SUPPORT CIRCUIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-1638 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Gigabit Ethernet Transceiver Chip with Dual Serial I/O and Differential PECL Clock Inputs |
| HDMP-1646 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Gigabit Ethernet Transceiver Chip |
| HDMP-1646A | 制造商:Agilent 功能描述:_ |
| HDMP1646AG | 制造商:Agilent Technologies 功能描述: |
| HDMP-1685A | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Agilent HDMP-1685A 1.25 Gbps Four Channel SerDes with 5-pin DDR SSTL_2 Parallel Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。