參數資料
型號: HDD128M72D18RPW
廠商: Hanbit Electronics Co.,Ltd.
英文描述: DDR SDRAM Module 1024Mbyte (128Mx72bit), based on 64Mx8, 4Banks, 8K Ref., 184Pin-DIMM with PLL & Register
中文描述: DDR SDRAM內存模塊1024Mbyte(128Mx72bit),在64Mx8,4Banks,8K的參考依據。,184Pin與鎖相環(huán)內存
文件頁數: 12/14頁
文件大?。?/td> 459K
代理商: HDD128M72D18RPW
HANBit
HDD128M72D18RPW
URL : www.hbe.co.kr 12 HANBit Electronics Co.,Ltd.
REV 1.0 (January. 2005)
SIMPLIFIED TRUTH TABLE
COMMAND
CKE
n-1
CKE
n
/CS
/R
A
S
/C
A
S
/WE
DM
BA
0,1
A10/
AP
A11,A12
A9~A0
NOTE
Register
Extended MRS
H
X
L
L
L
L
X
OP code
1,2
Register
Mode register set
H
X
L
L
L
L
X
OP code
1,2
Auto refresh
H
3
Entry
H
L
L
L
L
H
X
X
3
L
H
H
H
3
Refresh
Self
refresh
Exit
L
H
H
X
X
X
X
X
3
Bank active & row addr.
H
X
L
L
H
H
X
V
Row address
Auto precharge disable
L
4
Read &
column
address
Auto precharge eable
H
X
L
H
L
H
X
V
H
Column
Address
4
Auto precharge disable
H
L
4
Write &
column
address
Auto precharge enable
H
X
L
H
L
L
X
V
H
Column
Address
4,6
Burst Stop
H
X
L
H
H
L
X
X
7
Bank selection
V
L
Precharge
All banks
H
X
L
L
H
L
X
X
H
X
5
H
X
X
X
Entry
H
L
L
V
V
V
X
Clock suspend or
active power down
Exit
L
H
X
X
X
X
X
X
H
X
X
X
Entry
H
L
L
H
H
H
X
H
X
X
X
Precharge power
down mode
Exit
L
H
L
V
V
V
X
X
DM
H
X
V
X
8
H
X
X
X
No operation command
H
X
L
H
H
H
X
X
(V=Valid, X=Don't care, H=Logic high, L=Logic low)
Notes :
1. OP Code : Operand code
A0 ~ A11 & BA0 ~ BA1 : Program keys. (@ MRS)
2. MRS can be issued only at all banks precharge state.
A new command can be issued after 2 CLK cycles of MRS.
3. Auto refresh functions are as same as CBR refresh of DRAM.
The automatical precharge without row precharge command is meant by "Auto".
Auto/self refresh can be issued only at all banks precharge state.
4. BA0 ~ BA1 : Bank select addresses.
If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.
If both BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.
If both BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.
If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.
If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.
5. During burst read or write with auto precharge, new read/write command can not be issued.
Another bank read/write command can be issued after the end of burst.
New row active of the associated bank can be issued at t
RP
after the end of burst.
6. Burst stop command is valid at every burst length.
DM sampled at the rising and falling edges of the DQS and Data-in are masked at the both edges (Write DM latency is 0)
相關PDF資料
PDF描述
HDD128M72D18RPW-13A DDR SDRAM Module 1024Mbyte (128Mx72bit), based on 64Mx8, 4Banks, 8K Ref., 184Pin-DIMM with PLL & Register
HDD128M72D18RPW-13B DDR SDRAM Module 1024Mbyte (128Mx72bit), based on 64Mx8, 4Banks, 8K Ref., 184Pin-DIMM with PLL & Register
HDD128M72D18RPW-16B DDR SDRAM Module 1024Mbyte (128Mx72bit), based on 64Mx8, 4Banks, 8K Ref., 184Pin-DIMM with PLL & Register
HDD16M64B8 DDR SDRAM Module 128Mbyte (16Mx64bit), based on16Mx8,4Banks, 4K Ref. SO-DIMM
HDD16M64B8-10A DDR SDRAM Module 128Mbyte (16Mx64bit), based on16Mx8,4Banks, 4K Ref. SO-DIMM
相關代理商/技術參數
參數描述
HDD128M72D18RPW-13A 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:DDR SDRAM Module 1024Mbyte (128Mx72bit), based on 64Mx8, 4Banks, 8K Ref., 184Pin-DIMM with PLL & Register
HDD128M72D18RPW-13B 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:DDR SDRAM Module 1024Mbyte (128Mx72bit), based on 64Mx8, 4Banks, 8K Ref., 184Pin-DIMM with PLL & Register
HDD128M72D18RPW-16B 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:DDR SDRAM Module 1024Mbyte (128Mx72bit), based on 64Mx8, 4Banks, 8K Ref., 184Pin-DIMM with PLL & Register
HDD-1409KM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:14-Bit Digital-to-Analog Converter
HDD15-5-A 功能描述:線性和開關式電源 DBL OUT 12-15V CASE E RoHS:否 制造商:TDK-Lambda 產品:Switching Supplies 開放式框架/封閉式:Enclosed 輸出功率額定值:800 W 輸入電壓:85 VAC to 265 VAC 輸出端數量:1 輸出電壓(通道 1):20 V 輸出電流(通道 1):40 A 商用/醫(yī)用: 輸出電壓(通道 2): 輸出電流(通道 2): 安裝風格:Rack 長度: 寬度: 高度: