參數(shù)資料
型號: GT25C32-2UDLI-TR
廠商: GIANTEC SEMICONDUCTOR INC
元件分類: PROM
英文描述: 4K X 8 SPI BUS SERIAL EEPROM, DSO8
封裝: 2 X 3 MM, GREEN, MO-229, DFN-8
文件頁數(shù): 14/18頁
文件大?。?/td> 781K
代理商: GT25C32-2UDLI-TR
Integrated Silicon Solution, Inc. — www.issi.com
5
Advanced Information Rev. 00C
07/16/09
IS25C32B
WRITE ENABLE (WREN)
When Vcc is initially applied, the device powers up with
both status register and entire array in a write-disabled
state. Upon completion of Write Disable (WRDI),
Write Status Register (WRSR), or Write Data to Array
(WRITE), the device resets the WEN bit in the Status
Register to 0. Prior to any data modification, a WREN
instruction is necessary to set WEN to 1. (See Figure 2
for timing).
WRITE DISABLE (WRDI)
The device can be completely protected from modifica-
tion by resetting WEN to 0 through the WRDI instruc-
tion. (See Figure 3 for timing).
READ STATUS REgISTER (RDSR)
The Read Status instruction tells the user the status of
Write Protect Enable, the Block Protection setting (see
Table 2), the Write Enable state, and the RDY status.
RDSR is the only instruction accepted when a write
cycle is underway. It is recommended that the status
of Write Enable and RDY be checked, especially prior
to an attempted modification of data. The 8 bits of the
Status Register can be repeatedly output on SO after
the initial Op-code. (See Figure 4 for timing).
Table 3. Instruction Set
Name Op-code
Operation
Address
Data(SI)
Data (SO)
WREN 0000 X110
Set Write Enable Latch
-
-
WRDI
0000 X100
Reset Write Enable Latch
-
RDSR
0000 X101
Read Status Register
-
D7-D0,...
WRSR 0000 X001
Write Status Register
-
D7-D0
-
READ
0000 X011
Read Data from Array
A15-A0
-
D7-D0,...
WRITE 0000 X010
Write Data to Array
A15-A0
D7-D0,...
-
DEVICE OPERATION
The operations of the IS25C32B are controlled by a set of instructions that are clocked-in serially SI pin. (See Table
3). To begin an instruction, the chip select (CS) should be dropped Low. Subsequently, each Low-to-High transition
of the clock (SK) will latch a stable value on the SI pin. After the 8-bit op-code, it may be appropriate to continue to
input an address or data to SI, or to output data from SO. During data output, values appear on the falling edge of
SK. All bits are transferred with MSB first. Upon the last bit of communication, but prior to any following Low-to-High
transition of SK, CS should be raised High to end the transaction. The device then would enter Standby Mode if no
internal programming were underway.
1. X = Don’t care bit. For consistency, it is best to use “0”.
2. Some address bits are don’t care. See Table 5.
3. If the bits clocked-in for an op-code are invalid, SO remains high impedance, and upon CS going High there is no
affect. A valid op-code with an invalid number of bits clocked-in for address or data will cause an attempt to modify
the array or Status Register to be ignored.
相關(guān)PDF資料
PDF描述
GT3020/L2C-B45562C4CB2/2T SINGLE COLOR LED, COOL WHITE, 2.7 mm
GTXO-72T/FCK19.20MHZ TCXO, CLIPPED SINE OUTPUT, 19.2 MHz
GTXO-72T/FCL19.80MHZ TCXO, CLIPPED SINE OUTPUT, 19.8 MHz
GTXO-72T/FCP20.0MHZ TCXO, CLIPPED SINE OUTPUT, 20 MHz
GTXO-72T/FRM16.80MHZ TCXO, CLIPPED SINE OUTPUT, 16.8 MHz
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GT25G101 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:SILICON N−CHANNEL IGBT STROBE FLASH APPLICATIONS
GT25G101(Q) 功能描述:IGBT 晶體管 IGBT 400V 170A RoHS:否 制造商:Fairchild Semiconductor 配置: 集電極—發(fā)射極最大電壓 VCEO:650 V 集電極—射極飽和電壓:2.3 V 柵極/發(fā)射極最大電壓:20 V 在25 C的連續(xù)集電極電流:150 A 柵極—射極漏泄電流:400 nA 功率耗散:187 W 最大工作溫度: 封裝 / 箱體:TO-247 封裝:Tube
GT25G101(SM) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | IGBT | N-CHAN | 400V V(BR)CES | 25A I(C) | TO-263VAR
GT25G101_06 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:SILICON N−CHANNEL IGBT STROBE FLASH APPLICATIONS
GT25G101SM 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:N CHANNEL IGBT (STROBE FLASH APPLICATIONS)