- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299163 > GS881E36BT-333 (GSI TECHNOLOGY) 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs PDF資料下載
參數(shù)資料
| 型號： | GS881E36BT-333 |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs |
| 中文描述： | 256K X 36 CACHE SRAM, 4.5 ns, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁數(shù)： | 1/39頁 |
| 文件大小： | 815K |
| 代理商： | GS881E36BT-333 |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
GS881E18B(T/D)/GS881E32B(T/D)/GS881E36B(T/D)
512K x 18, 256K x 32, 256K x 36
9Mb Sync Burst SRAMs
250 MHz–150 MHz
2.5 V or 3.3 V VDD
2.5 V or 3.3 V I/O
100-Pin TQFP & 165-bump BGA
Commercial Temp
Industrial Temp
Rev: 1.04a 3/2009
1/39
2002, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
FT pin for user-configurable flow through or pipeline
operation
Dual Cycle Deselect (DCD) operation
IEEE 1149.1 JTAG-compatible Boundary Scan
2.5 V or 3.3 V +10%/–10% core power supply
2.5 V or 3.3 V I/O supply
LBO pin for Linear or Interleaved Burst mode
Internal input resistors on mode pins allow floating mode pins
Default to Interleaved Pipeline mode
Byte Write (BW) and/or Global Write (GW) operation
Internal self-timed write cycle
Automatic power-down for portable applications
JEDEC-standard 100-lead TQFP and 165-bump BGA
packages
RoHS-
compliant 100-lead TQFP and 165-bump BGA
packages available
Functional Description
Applications
The GS881E18B(T/D)/GS881E32B(T/D)/GS881E36B(T/D)
is a 9,437,184-bit high performance synchronous SRAM with
a 2-bit burst address counter. Although of a type originally
developed for Level 2 Cache applications supporting high
performance CPUs, the device now finds application in
synchronous SRAM applications, ranging from DSP main
store to networking chip set support.
Controls
Addresses, data I/Os, chip enable (E1), address burst control
inputs (ADSP, ADSC, ADV) and write control inputs (Bx,
BW, GW) are synchronous and are controlled by a positive-
edge-triggered clock input (CK). Output enable (G) and power
down control (ZZ) are asynchronous inputs. Burst cycles can
be initiated with either ADSP or ADSC inputs. In Burst mode,
subsequent burst addresses are generated internally and are
controlled by ADV. The burst address counter may be
configured to count in either linear or interleave order with the
Linear Burst Order (LBO) input. The Burst function need not
be used. New addresses can be loaded on every cycle with no
degradation of chip performance.
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by
the user via the FT mode pin (Pin 14). Holding the FT mode
pin low places the RAM in Flow Through mode, causing
output data to bypass the Data Output Register. Holding FT
high places the RAM in Pipeline mode, activating the rising-
edge-triggered Data Output Register.
DCD Pipelined Reads
The GS881E18B(T/D)/GS881E32B(T/D)/GS881E36B(T/D)
is a DCD (Dual Cycle Deselect) pipelined synchronous
SRAM. SCD (Single Cycle Deselect) versions are also
available. DCD SRAMs pipeline disable commands to the
same degree as read commands. DCD RAMs hold the deselect
command for one full cycle and then begin turning off their
outputs just after the second rising edge of clock.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write
control inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion
(High) of the ZZ signal, or by stopping the clock (CK).
Memory data is retained during Sleep mode.
Core and Interface Voltages
The GS881E18B(T/D)/GS881E32B(T/D)/GS881E36B(T/D)
operates on a 2.5 V or 3.3 V power supply. All input are 3.3 V
and 2.5 V compatible. Separate output power (VDDQ) pins are
used to decouple output noise from the internal circuits and are
3.3 V and 2.5 V compatible.
Paramter Synopsis
-333
-300
-250
-200
-150
Unit
Pipeline
3-1-1-1
tKQ
tCycle
2.5
3.0
2.5
3.3
2.5
4.0
3.0
5.0
3.8
6.7
ns
Curr (x18)
Curr (x32/x36)
250
290
230
265
200
230
170
195
140
160
mA
Flow Through
2-1-1-1
tKQ
tCycle
4.5
5.0
5.5
6.5
7.5
ns
Curr (x18)
Curr (x32/x36)
200
230
185
210
160
185
140
160
128
145
mA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS881E36BGT-250T | 256K X 36 CACHE SRAM, 5.5 ns, PQFP100 |
| GS882Z36BD-166 | 256K X 36 ZBT SRAM, 7 ns, PBGA165 |
| GS882Z36BGD-166I | 256K X 36 ZBT SRAM, 7 ns, PBGA165 |
| GS882Z36BGD-225T | 256K X 36 ZBT SRAM, 6 ns, PBGA165 |
| GSCB01C-6Q01 | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.55A, 125VDC, 17.3mm, PANEL MOUNT-THREADED |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS881E36BT-333I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs |
| GS881E36CD-300 | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 9MBIT 256KX36 5NS/2.5NS 165FPBGA - Trays |
| GS881E36CD-300I | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 9MBIT 256KX36 5NS/2.5NS 165FPBGA - Trays |
| GS881E36CD-333 | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 9MBIT 256KX36 4.5NS/2.5NS 165FPBGA - Trays |
| GS881E36T-100 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:512K x 18, 256K x 36 ByteSafe 8Mb Sync Burst SRAMs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。