參數(shù)資料
型號(hào): FIN12ACGFX
廠商: FAIRCHILD SEMICONDUCTOR CORP
元件分類: 通用總線功能
英文描述: Low Voltage 12-Bit Bi-Directional Serializer/Deserializer with Multiple Frequency Ranges (Preliminary)
中文描述: LINE TRANSCEIVER, PBGA42
封裝: 3.50 MM, LEAD FREE, MO-195, BGA-42
文件頁數(shù): 8/21頁
文件大?。?/td> 1819K
代理商: FIN12ACGFX
Preliminary
www.fairchildsemi.com
8
F
PLL Circuitry
The CKREF input signal is used to provide a reference to
the PLL. The PLL will generate internal timing signals
capable of transferring data at 14 times the incoming
CKREF signal. The output of the PLL is a Bit Clock that is
used to serialize the data. The bit clock is also sent source
synchronously with the serial data stream.
There are two ways to disable the PLL. The PLL can be
disabled by entering the Mode 0 state. (S1
S2
0). The
PLL will disable immediately upon detecting a LOW on
both the S1 and S2 signals. When any of the other modes
are entered by asserting either S1 or S2 HIGH and by pro-
viding a CKREF signal the PLL will power-up and goes
through a lock sequence. You must wait specified number
of clock cycles prior to capturing valid data into the parallel
port.
An alternate way of powering down the PLL is by stopping
the CKREF signal either HIGH or LOW. Internal circuitry
detects the lack of transitions and shuts the PLL and serial
I/O down. Internal references will not however be disabled
allowing for the PLL to power-up and re-lock in a lesser
number of clock cycles than when exiting Mode 0. When a
transition is seen on the CKREF signal the PLL will once
again be reactivated.
Passing a Word Clock
For some applications it is desirable to pass a word clock
through the deserializer to the serializer and output it as a
reference clock for another device. (See Figure ) This can
be done under the following conditions:
1. The application mode is unidirectional only.
2. The master word clock is generated on the same side
of the cable as the deserializer.
To implement pass through functionality on the deserial-
izer:
1. DIRI
LOW
2. CKREF
LOW
3. Word clock should be connected to the STROBE.
4. This will pass the STROBE signal out the CKSO port.
To implement pass through functionality on the serializer:
1. Connect CKSO of the deserializer to CKSI of the serial-
izer
2. CKSI passes the signal to CKP
3. CKP must be connected to CKREF
If the word clock being passed through the serializer stops
then the serializer must be placed in the reset mode
(MODE 0) and restarted before the CKSI signal will again
pass through to CKP.
If CKREF of the deserializer is running then a high speed
bit clock will be passed across the flip instead of STROBE.
This bit clock will be used as the clock source by the serial-
izer provided that no CKREF signal exists on the serializer.
相關(guān)PDF資料
PDF描述
FIN12AC Low Voltage 12-Bit Bi-Directional Serializer/Deserializer with Multiple Frequency Ranges (Preliminary)
FIN12ACMLX Low Voltage 12-Bit Bi-Directional Serializer/Deserializer with Multiple Frequency Ranges (Preliminary)
FIN1531M 5V LVDS 4-Bit High Speed Differential Driver
FIN1531MTC 5V LVDS 4-Bit High Speed Differential Driver
FIN1531MTCX LINE DRIVER|4 DRIVER|CMOS|TSSOP|16PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FIN12ACMLX 功能描述:LVDS 接口集成電路 INTERFACE RoHS:否 制造商:Texas Instruments 激勵(lì)器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel
FIN12Y WAF 制造商:Fairchild Semiconductor Corporation 功能描述:
FIN1531 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:5V LVDS 4-Bit High Speed Differential Driver
FIN1531M 功能描述:LVDS 接口集成電路 5V Hi Speed Driver LVDS 4Bit Differ RoHS:否 制造商:Texas Instruments 激勵(lì)器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel
FIN1531M_Q 功能描述:LVDS 接口集成電路 5V Hi Speed Driver LVDS 4Bit Differ RoHS:否 制造商:Texas Instruments 激勵(lì)器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel