- 您現(xiàn)在的位置：買賣IC網 > PDF目錄17112 > EVAL-ADUC831QSZ (Analog Devices Inc)KIT DEV FOR ADUC831 QUICK START PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADUC831QSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 27/76頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT DEV FOR ADUC831 QUICK START |
| 產品培訓模塊： | Process Control |
| 標準包裝： | 1 |
| 系列： | QuickStart™ 套件 |
| 類型： | MCU |
| 適用于相關產品： | ADuC831 |
| 所含物品： | 評估板、電源、纜線、軟件和說明文檔 |
| 產品目錄頁面： | 739 (CN2011-ZH PDF) |
| 相關產品： | ADUC831BCPZ-ND - IC MCU 62K FLASH ADC/DAC 56LFCSP ADUC831BCPZ-REEL-ND - IC MCU 62K FLASH ADC/DAC 56LFCSP ADUC831BSZ-REEL-ND - IC MCU 62K FLASH ADC/DAC 52MQFP ADUC831BSZ-ND - IC ADC/DAC 12BIT W/MCU 52-MQFP |
| 其它名稱： | EVAL-ADUC831QS EVAL-ADUC831QS-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
REV. 0
ADuC831
–33–
Using the DAC
The on-chip DAC architecture consists of a resistor string DAC
followed by an output buffer amplifier, the functional equivalent
of which is illustrated in Figure 21. Details of the actual DAC
architecture can be found in U.S. Patent Number 5969657
(www.uspto.gov). Features of this architecture include inherent
guaranteed monotonicity and excellent differential linearity.
OUTPUT
BUFFER
HIGH Z
DISABLE
(FROM MCU)
DAC0
R
ADuC831
AVDD
VREF
Figure 21. Resistor String DAC Functional Equivalent
As illustrated in Figure 21, the reference source for each DAC is
user selectable in software. It can be either AVDD or VREF. In
0-to-AVDD mode, the DAC output transfer function spans from
0 V to the voltage at the AVDD pin. In 0-to-VREF mode, the
DAC output transfer function spans from 0 V to the internal
VREF, or if an external reference is applied, the voltage at the
VREF pin. The DAC output buffer amplifier features a true rail-
to-rail output stage implementation. This means that, unloaded,
each output is capable of swinging to within less than 100 mV of
both AVDD and ground. Moreover, the DAC’s linearity specifi-
cation (when driving a 10 k
resistive load to ground) is
guaranteed through the full transfer function except codes 0 to
100, and, in 0-to-AVDD mode only, codes 3945 to 4095. Linear-
ity degradation near ground and VDD is caused by saturation of
the output amplifier, and a general representation of its effects
(neglecting offset and gain error) is illustrated in Figure 22. The
dotted line in Figure 22 indicates the ideal transfer function,
and the solid line represents what the transfer function might
look like with endpoint nonlinearities due to saturation of the
output amplifier. Note that Figure 22 represents a transfer
function in 0-to-VDD mode only. In 0-to-VREF mode (with VREF
< VDD) the lower nonlinearity would be similar, but the upper
portion of the transfer function would follow the “ideal” line
right to the end (VREF in this case, not VDD), showing no signs
of endpoint linearity errors.
VDD
VDD –50mV
VDD –100mV
100mV
50mV
0mV
000H
FFFH
Figure 22. Endpoint Nonlinearities Due to Amplifier
Saturation
The end point nonlinearities conceptually illustrated in Figure
22 get worse as a function of output loading. Most of the
ADuC831’s data sheet specifications assume a 10 k
resistive
load to ground at the DAC output. As the output is forced to
source or sink more current, the nonlinear regions at the top or
bottom (respectively) of Figure 22 become larger. With larger
current demands, this can significantly limit output voltage
swing. Figure 23 and Figure 24 illustrate this behavior. It
should be noted that the upper trace in each of these figures is
only valid for an output range selection of 0-to-AVDD. In 0-to-
VREF mode, DAC loading will not cause highside voltage drops
as long as the reference voltage remains below the upper trace in
the corresponding figure. For example, if AVDD = 3 V and VREF
= 2.5 V, the highside voltage will not be affected by loads less
than 5 mA. But somewhere around 7 mA the upper curve in
Figure 24 drops below 2.5 V (VREF) indicating that at these
higher currents the output will not be capable of reaching VREF.
SOURCE/SINK CURRENT – mA
5
05
10
15
OUTPUT
VOLTAGE
–
V
4
3
2
1
0
DAC LOADED WITH 0000H
DAC LOADED WITH 0FFFH
Figure 23. Source and Sink Current Capability with
VREF = VDD = 5 V
相關PDF資料 |
PDF描述 |
|---|---|
| HMM08DRKI | CONN EDGECARD 16POS DIP .156 SLD |
| 0210490856 | CABLE JUMPER 1.25MM .051M 17POS |
| EVAL-ADUC7028QSZ | KIT DEV ADUC7028 QUICK START |
| GMM12DREN | CONN EDGECARD 24POS .156 EYELET |
| GSM12DREH | CONN EDGECARD 24POS .156 EYELET |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADUC832QS | 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk 制造商:Analog Devices 功能描述:DEVELOPMENT KIT SYSTEM |
| EVAL-ADUC832QSZ | 功能描述:KIT DEV FOR ADUC832 QUICK START RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ 套件 標準包裝:1 系列:PICDEM™ 類型:MCU 適用于相關產品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產品目錄頁面:659 (CN2011-ZH PDF) |
| EVAL-ADUC834QS | 制造商:Analog Devices 功能描述:DATA ACQ SYS, MICROCNVRTR, DUAL 16BIT/24BIT - ADCS W/ EMBEDD - Bulk 制造商:Analog Devices 功能描述:8052 ADUC834 QUICKSTART DEV KIT |
| EVAL-ADUC834QSZ | 功能描述:KIT DEV QUICK START ADUC834 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ 套件 標準包裝:1 系列:PICDEM™ 類型:MCU 適用于相關產品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產品目錄頁面:659 (CN2011-ZH PDF) |
| EVAL-ADUC836QS | 制造商:Analog Devices 功能描述:MCU 8BIT 8052 CISC 62KB+4KB FLASH 3.6V 48LQFP - Bulk 制造商:Analog Devices 功能描述:KIT- ADUC836 DEV SYSTEM |
發(fā)布緊急采購，3分鐘左右您將得到回復。