參數(shù)資料
型號(hào): EVAL-AD7723CBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 17/32頁(yè)
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD7723
標(biāo)準(zhǔn)包裝: 1
ADC 的數(shù)量: 1
位數(shù): 16
采樣率(每秒): 1.2M
數(shù)據(jù)接口: 串行,并聯(lián)
輸入范圍: ±VREF
在以下條件下的電源(標(biāo)準(zhǔn)): 475mW @ 1.2MSPS
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD7723
已供物品: 板,CD
相關(guān)產(chǎn)品: AD7723BSZ-REEL-ND - IC ADC 16BIT SIGMA-DELTA 44MQFP
AD7723BSZ-ND - IC ADC 16BIT SIGMA-DELTA 44MQFP
AD7723
Rev. C | Page 24 of 32
DATA INTERFACING
The AD7723 offers a choice of serial or parallel data interface
options to meet the requirements of a variety of system
configurations. In parallel mode, multiple AD7723s can easily
be configured to share a common data bus. Serial mode is ideal
when it is required to minimize the number of data interface
lines connected to a host processor. In either case, careful
attention to the system configuration is required to realize the
high dynamic range available with the AD7723. Consult the
recommendations in the Grounding and Layout section. The
following recommendations for parallel interfacing also apply
for the system design when using the serial mode.
PARALLEL INTERFACE
When using the AD7723, place a buffer/latch adjacent to the
converter to isolate the converter’s data lines from any noise
that may be on the data bus. Even though the AD7723 has three
state outputs, use of an isolation latch represents good design
practice.
Figure 44 shows how the parallel interface of the AD7723 can
be configured to interface with the system data bus of a
microprocessor or a microcontroller, such as the MC68HC16 or
8XC251. With CS and RD tied permanently low, the data output
bits are always active. When DRDY goes high for two clock
cycles, the rising edge of DRDY is used to latch the conversion
data before a new conversion result is loaded into the output
data register. The falling edge of DRDY then sends an
appropriate interrupt signal for interface control. Alternatively,
if buffers are used instead of latches, the falling edge of DRDY
provides the necessary interrupt when a new output word is
available from the AD7723.
DSP
ADDR
DECODE
DB15
DRDY
CS
RD
16
OE
D15
RD
INTERRUPT
ADDR
AD7723
74XX16374
01186-044
Figure 44. Parallel Interface Connection
相關(guān)PDF資料
PDF描述
MLG1005S43NJ INDUCTOR MULTILAYER 43NH 0402
LLS2G101MELY CAP ALUM 100UF 400V 20% SNAP
UPT2G181MRD CAP ALUM 180UF 400V 20% RADIAL
STD17W-Z WIRE & CABLE MARKERS
STD17W-9 WIRE & CABLE MARKERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7725CB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk 制造商:Rochester Electronics LLC 功能描述:
EVAL-AD7725CBZ 功能描述:BOARD EVALUATION FOR AD7725 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7730EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD7730EBZ 功能描述:BOARD EVAL FOR AD7730 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7730LEB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk