參數(shù)資料
型號(hào)： EVAL-AD7654CBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 15/28頁(yè)
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR AD7654
標(biāo)準(zhǔn)包裝： 1
系列： PulSAR®
ADC 的數(shù)量： 2
位數(shù)： 16
采樣率（每秒）： 500k
數(shù)據(jù)接口： 串行，并聯(lián)
輸入范圍： 0 ~ 5 V
在以下條件下的電源（標(biāo)準(zhǔn)）： 120mW @ 500kSPS
工作溫度： -40°C ~ 85°C
已用 IC / 零件： AD7654
已供物品： 板
相關(guān)產(chǎn)品： AD7654ACPZ-ND - IC ADC 16BIT DUAL 2CH 48-LFCSP
AD7654ASTZRL-ND - IC ADC 16BIT DUAL 2CH 48LQFP
AD7654ACPZRL-ND - IC ADC 16BIT DUAL 2CH 48LFCSP
AD7654ASTZ-ND - IC ADC 16BIT 500KSPS DUAL 48LQFP
AD7654
Rev. B | Page 22 of 28
SLAVE SERIAL INTERFACE
External Clock
The AD7654 is configured to accept an externally supplied
serial data clock on the SCLK pin when the EXT/INT pin is
held high. In this mode, several methods can be used to read
the data. The external serial clock is gated by CS. When both CS
and RD are low, the data can be read after each conversion or
during the following conversion. The external clock can be
either a continuous or discontinuous clock. A discontinuous
clock can be either normally high or normally low when
inactive. Figure 32 and Figure 33 show the detailed timing
diagrams of these methods.
While the AD7654 is performing a bit decision, it is important
that voltage transients not occur on digital input/output pins or
degradation of the conversion result could occur. This is
particularly important during the second half of the conversion
phase of each channel because the AD7654 provides error
correction circuitry that can correct for an improper bit
decision made during the first half of the conversion phase. For
this reason, it is recommended that when an external clock is
provided, it is a discontinuous clock that toggles only when
BUSY is low or, more importantly, that it does not transition
during the latter half of EOC high.
External Discontinuous Clock Data Read After Convert
Although the maximum throughput cannot be achieved in this
mode, it is the most recommended of the serial slave modes.
Figure 32 shows the detailed timing diagrams of this method.
After a conversion is complete, indicated by BUSY returning
low, the conversion results can be read while both CS and RD
are low. Data is shifted out from both channels MSB first, with
32 clock pulses and is valid on both rising and falling edges of
the clock.
One advantage of this method is that conversion performance is
not degraded because there are no voltage transients on the
digital interface during the conversion process. Another
advantage is the ability to read the data at any speed up to 40
MHz, which accommodates both a slow digital host interface
and the fastest serial reading.
Finally, in this mode only, the AD7654 provides a daisy-chain
feature using the RDC/SDIN (serial data in) input pin for
cascading multiple converters together. This feature is useful for
reducing component count and wiring connections when it is
desired, as in isolated multiconverter applications.
An example of the concatenation of two devices is shown in
Figure 31. Simultaneous sampling is possible by using a
common CNVST signal. Note that the RDC/SDIN input is
latched on the edge of SCLK opposite the one used to shift out
the data on SDOUT. Therefore, the MSB of the upstream
converter follows the LSB of the downstream converter on the
next SCLK cycle. The SDIN input should be tied either high or
low on the most upstream converter in the chain.
BUSY
AD7654
#2 (UPSTREAM)
AD7654
#1 (DOWNSTREAM)
RDC/SDIN
SDOUT
CNVST
CS
SCLK
RDC/SDIN
SDOUT
CNVST
CS
SCLK
DATA
OUT
SCLK IN
CS IN
CNVST IN
BUSY
OUT
03
05
7-
0
31
Figure 31. Two AD7654s in a Daisy-Chain Configuration
External Clock Data Read Previous During Convert
Figure 33 shows the detailed timing diagrams of this method.
During a conversion, while both CS and RD are low, the result
of the previous conversion can be read. The data is shifted out
MSB first with 32 clock pulses and is valid on both the rising
and falling edges of the clock. The 32 bits have to be read before
the current conversion is completed; otherwise, RDERROR is
pulsed high and can be used to interrupt the host interface to
prevent incomplete data reading. There is no daisy-chain
feature in this mode, and RDC/SDIN input should always be
tied either high or low.
To reduce performance degradation due to digital activity, a
fast discontinuous clock (at least 32 MHz in impulse mode and
40 MHz in normal mode) is recommended to ensure that all of
the bits are read during the first half of each conversion phase
(EOC high, t11, t12).
It is also possible to begin to read data after conversion and
continue to read the last bits after a new conversion has been
initiated. This allows the use of a slower clock speed like
26 MHz in impulse mode and 30 MHz in normal mode.
相關(guān)PDF資料
PDF描述
STD17W-P WIRE & CABLE MARKERS
EVAL-AD7653CBZ BOARD EVALUATION FOR AD7653
MLG1005S30NJ INDUCTOR MULTILAYER 30NH 0402
EVAL-AD7643CBZ BOARD EVALUATION FOR AD7643
STD17W-C WIRE & CABLE MARKERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7655CB 制造商:Analog Devices 功能描述:Evaluation Board For The 48 Lead Pulsar Analog To Digital Converter Family 制造商:Rochester Electronics LLC 功能描述:EVAL BRD LOW COST 4-CH 1 MSPS 16-BIT ADC - Bulk
EVAL-AD7655CBZ 功能描述:BOARD EVALUATION FOR AD7655 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7655EDZ 功能描述:BOARD EVAL FOR AD7655 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7656-1CBZ 功能描述:BOARD EVAL FOR AD7656-1 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7656-1EDZ 功能描述:BOARD EVAL CONTROL AD7656-1 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*