- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17031 > EVAL-AD7654CBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7654 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7654CBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD7654 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PulSAR® |
| ADC 的數(shù)量： | 2 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 500k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 輸入范圍： | 0 ~ 5 V |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 120mW @ 500kSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7654 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD7654ACPZ-ND - IC ADC 16BIT DUAL 2CH 48-LFCSP AD7654ASTZRL-ND - IC ADC 16BIT DUAL 2CH 48LQFP AD7654ACPZRL-ND - IC ADC 16BIT DUAL 2CH 48LFCSP AD7654ASTZ-ND - IC ADC 16BIT 500KSPS DUAL 48LQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7654
Rev. B | Page 18 of 28
SAMPLING RATE (kSPS)
0.1
P
O
W
E
R
DI
S
IP
A
TI
ON
(
m
W
)
100
1000
1
10
100
1000
NORMAL
IMPULSE
03
05
7-
02
1
10
1
Figure 21. Power Dissipation vs. Sample Rate
CONVERSION CONTROL
Figure 22 shows the detailed timing diagrams of the
conversion process. The AD7654 is controlled by the signal
CNVST, which initiates conversion. Once initiated, it cannot be
restarted or aborted, even by the power-down input, PD, until
the conversion is complete. The CNVST signal operates
independently of the CS and RD signals.
BUSY
ACQUIRE
t2
t1
t3
t4
t5
t6
t7
t8
CONVERT A
ACQUIRE
CONVERT
CONVERT B
t12
A0
t14
t15
t13
t11
t10
EOC
CNVST
03
05
7-
0
22
MODE
Figure 22. Basic Conversion Timing
Although CNVST is a digital signal, it should be designed with
special care with fast, clean edges and levels, and with minimum
overshoot and undershoot or ringing.
For applications where the SNR is critical, the CNVST signal
should have very low jitter. Some solutions to achieve this are to
use a dedicated oscillator for CNVST generation or, at least, to
clock it with a high frequency, low jitter clock, as shown in
In impulse mode, conversions can be automatically initiated. If
CNVST is held low when BUSY is low, the AD7654 controls the
acquisition phase and automatically initiates a new conversion.
By keeping CNVST low, the AD7654 keeps the conversion
process running by itself. Note that the analog input has to be
settled when BUSY goes low. Also, at power-up, CNVST should
be brought low once to initiate the conversion process. In this
mode, the AD7654 could sometimes run slightly faster than the
guaranteed limits of 444 kSPS in impulse mode. This feature
does not exist in normal mode.
DIGITAL INTERFACE
The AD7654 has a versatile digital interface; it can be interfaced
with the host system by using either a serial or parallel interface.
The serial interface is multiplexed on the parallel data bus. The
AD7654 digital interface accommodates either 3 V or 5 V logic
by simply connecting the OVDD supply pin of the AD7654 to
the host system interface digital supply.
The two signals CS and RD control the interface. When at least
one of these signals is high, the interface outputs are in high
impedance. Usually, CS allows the selection of each AD7654
in multicircuit applications and is held low in a single AD7654
design. RD is generally used to enable the conversion result on
the data bus. In parallel mode, signal A/B allows the choice of
reading either the output of Channel A or Channel B, whereas
in serial mode, signal A/B controls which channel is output first.
Figure 23 details the timing when using the RESET input. Note
the current conversion, if any, is aborted and the data bus is
high impedance while RESET is high.
t9
RESET
DATA
BUS
BUSY
t8
CNVST
03
05
7-
0
23
Figure 23. Reset Timing
PARALLEL INTERFACE
The AD7654 is configured to use the parallel interface when
SER/PAR is held low.
Master Parallel Interface
Data can be read continuously by tying CS and RD low, thus
requiring minimal microprocessor connections. However, in
this mode, the data bus is always driven and cannot be used in
shared bus applications (unless the device is held in RESET).
Figure 24 details the timing for this mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STD17W-P | WIRE & CABLE MARKERS |
| EVAL-AD7653CBZ | BOARD EVALUATION FOR AD7653 |
| MLG1005S30NJ | INDUCTOR MULTILAYER 30NH 0402 |
| EVAL-AD7643CBZ | BOARD EVALUATION FOR AD7643 |
| STD17W-C | WIRE & CABLE MARKERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7655CB | 制造商:Analog Devices 功能描述:Evaluation Board For The 48 Lead Pulsar Analog To Digital Converter Family 制造商:Rochester Electronics LLC 功能描述:EVAL BRD LOW COST 4-CH 1 MSPS 16-BIT ADC - Bulk |
| EVAL-AD7655CBZ | 功能描述:BOARD EVALUATION FOR AD7655 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7655EDZ | 功能描述:BOARD EVAL FOR AD7655 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7656-1CBZ | 功能描述:BOARD EVAL FOR AD7656-1 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7656-1EDZ | 功能描述:BOARD EVAL CONTROL AD7656-1 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。