- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17031 > EVAL-AD7653CBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7653 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7653CBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 28/28頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD7653 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PulSAR® |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 輸入范圍： | 0 ~ 2.5 V |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 92mW @ 666kSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7653 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD7653ACPZ-ND - IC ADC 16BIT UNIPOLAR 48LFCSP AD7653ACPZRL-ND - IC ADC 16BIT UNIPOLAR 48LFCSP AD7653ASTZRL-ND - IC ADC 16BIT UNIPOLAR 48LQFP AD7653ASTZ-ND - IC ADC 16BIT 1MSPS W/REF 48-LQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁
AD7653
Pin No.
Mnemonic
Type1
Description
15
D6 or
INVSCLK
DI/O
When SER/PAR is LOW, this output is used as Bit 6 of the parallel port data output bus.
When SER/PAR is HIGH, this input, part of the serial port, is used to invert the SCLK signal. It is active
in both master and slave modes.
16
D7 or
RDC/SDIN
DI/O
When SER/PAR is LOW, this output is used as Bit 7 of the parallel port data output bus.
When SER/PAR is HIGH, this input, part of the serial port, is used as either an external data input or a
read mode selection input depending on the state of EXT/INT.
When EXT/INT is HIGH, RDC/SDIN could be used as a data input to daisy-chain the conversion
results from two or more ADCs onto a single SDOUT line. The digital data level on SDIN is output on
DATA with a delay of 16 SCLK periods after the initiation of the read sequence.
When EXT/INT is LOW, RDC/SDIN is used to select the read mode. When RDC/SDIN is HIGH, the data
is output on SDOUT during conversion. When RDC/SDIN is LOW, the data can be output on SDOUT
only when the conversion is complete.
17
OGND
P
Input/Output Interface Digital Power Ground.
18
OVDD
P
Input/Output Interface Digital Power. Nominally at the same supply as the host interface
(5 V or 3 V).
19
DVDD
P
Digital Power. Nominally at 5 V.
20
DGND
P
Digital Power Ground.
21
D8 or
SDOUT
DO
When SER/PAR is LOW, this output is used as Bit 8 of the parallel port data output bus.
When SER/PAR is HIGH, this output, part of the serial port, is used as a serial data output synchro-
nized to SCLK. Conversion results are stored in an on-chip register. The AD7653 provides the
conversion result, MSB first, from its internal shift register. The DATA format is determined by the
logic level of OB/2C. In serial mode when EXT/INT is LOW, SDOUT is valid on both edges of SCLK. In
serial mode when EXT/INT is HIGH, if INVSCLK is LOW, SDOUT is updated on the SCLK rising edge
and valid on the next falling edge; if INVSCLK is HIGH, SDOUT is updated on the SCLK falling edge
and valid on the next rising edge.
22
D9 or
SCLK
DI/O
When SER/PAR is LOW, this output is used as Bit 9 of the parallel port data or SCLK output bus.
When SER/PAR is HIGH, this pin, part of the serial port, is used as a serial data clock input or output,
depending upon the logic state of the EXT/INT pin. The active edge where the data SDOUT is
updated depends upon the logic state of the INVSCLK pin.
23
D10 or
SYNC
DO
When SER/PAR is LOW, this output is used as Bit 10 of the parallel port data output bus.
When SER/PAR is HIGH, this output, part of the serial port, is used as a digital output frame
synchronization for use with the internal data clock (EXT/INT = logic LOW). When a read sequence is
initiated and INVSYNC is LOW, SYNC is driven HIGH and remains HIGH while the SDOUT output is
valid. When a read sequence is initiated and INVSYNC is HIGH, SYNC is driven LOW and remains
LOW while the SDOUT output is valid.
24
D11 or
RDERROR
DO
When SER/PAR is LOW, this output is used as Bit 11 of the parallel port data output bus. When
SER/PAR and EXT/INT are HIGH, this output, part of the serial port, is used as an incomplete read
error flag. In slave mode, when a data read is started and not complete when the following
conversion is complete, the current data is lost and RDERROR is pulsed HIGH.
25–28
D[12:15]
DO
Bit 12 to Bit 15 of the Parallel Port Data Output Bus. These pins are always outputs regardless of the
state of SER/PAR.
29
BUSY
DO
Busy Output. Transitions HIGH when a conversion is started and remains HIGH until the conversion
is complete and the data is latched into the on-chip shift register. The falling edge of BUSY could be
used as a data ready clock signal.
30
DGND
P
Must Be Tied to Digital Ground.
31
RD
DI
Read Data. When CS and RD are both LOW, the interface parallel or serial output bus is enabled.
32
CS
DI
Chip Select. When CS and RD are both LOW, the interface parallel or serial output bus is enabled. CS
is also used to gate the external clock.
33
RESET
DI
Reset Input. When set to a logic HIGH, this pin resets the AD7653 and the current conversion, if any,
is aborted. If not used, this pin could be tied to DGND.
34
PD
DI
Power-Down Input. When set to logic HIGH, power consumption is reduced and conversions are
inhibited after the current one is completed.
35
CNVST
DI
Start Conversion. A falling edge on CNVST puts the internal sample/hold into the hold state and
initiates a conversion. In Impulse mode (IMPULSE HIGH, WARP LOW), if CNVST is held LOW when
the acquisition phase (t8) is complete, the internal sample/hold is put into the hold state and a
conversion is immediately started.
Rev. A | Page 9 of 28
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MLG1005S30NJ | INDUCTOR MULTILAYER 30NH 0402 |
| EVAL-AD7643CBZ | BOARD EVALUATION FOR AD7643 |
| STD17W-C | WIRE & CABLE MARKERS |
| UVR1H472MRD | CAP ALUM 4700UF 50V 20% RADIAL |
| DC1571A-C | BOARD SAR ADC LTC2381-16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7653EDZ | 功能描述:BOARD EVAL FOR AD7653 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7654CB | 制造商:Analog Devices 功能描述: |
| EVAL-AD7654CBZ | 功能描述:BOARD EVALUATION FOR AD7654 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7655CB | 制造商:Analog Devices 功能描述:Evaluation Board For The 48 Lead Pulsar Analog To Digital Converter Family 制造商:Rochester Electronics LLC 功能描述:EVAL BRD LOW COST 4-CH 1 MSPS 16-BIT ADC - Bulk |
| EVAL-AD7655CBZ | 功能描述:BOARD EVALUATION FOR AD7655 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。