參數(shù)資料
型號(hào): EP20K60EFC672
廠商: ALTERA CORP
元件分類: PLD
英文描述: LOADABLE PLD, PBGA672
封裝: 27 X 27 MM, 1 MM PITCH, FINE LINE, BGA-672
文件頁數(shù): 81/114頁
文件大小: 4116K
代理商: EP20K60EFC672
IGLOO nano DC and Switching Characteristics
Ad vance v0.2
2-55
Timing Characteristics
1.5 V DC Core Voltage
1.2 V DC Core Voltage
Table 2-76 Combinatorial Cell Propagation Delays
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V
Combinatorial Cell
Equation
Parameter
Std.
Units
INV
Y = !A
tPD
0.76
ns
AND2
Y = A B
tPD
0.87
ns
NAND2
Y = !(A B)
tPD
0.91
ns
OR2
Y = A + B
tPD
0.90
ns
NOR2
Y = !(A + B)
tPD
0.94
ns
XOR2
Y = A
Bt
PD
1.39
ns
MAJ3
Y = MAJ(A, B, C)
tPD
1.44
ns
XOR3
Y = A
B Ct
PD
1.60
ns
MUX2
Y = A !S + B S
tPD
1.17
ns
AND3
Y = A B C
tPD
1.18
ns
Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating
values.
Table 2-77 Combinatorial Cell Propagation Delays
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V
Combinatorial Cell
Equation
Parameter
Std.
Units
INV
Y = !A
tPD
1.33
ns
AND2
Y = A B
tPD
1.48
ns
NAND2
Y = !(A B)
tPD
1.58
ns
OR2
Y = A + B
tPD
1.53
ns
NOR2
Y = !(A + B)
tPD
1.63
ns
XOR2
Y = A
Bt
PD
2.34
ns
MAJ3
Y = MAJ(A, B, C)
tPD
2.59
ns
XOR3
Y = A
B Ct
PD
2.74
ns
MUX2
Y = A !S + B S
tPD
2.03
ns
AND3
Y = A B C
tPD
2.11
ns
Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating
values.
相關(guān)PDF資料
PDF描述
EP20K60EQC208 LOADABLE PLD, PQFP208
EP20K60EQC240 LOADABLE PLD, PQFP240
EP20K60ERC208 LOADABLE PLD, PQFP208
EP20K60ERC240 LOADABLE PLD, PQFP240
EP20K60ETC144 LOADABLE PLD, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K60EFI144-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60EFI144-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60EFI144-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60EFI324-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60EFI324-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA