
7
SAM4CP [DATASHEET]
43051E–ATPL–08/14
3.
Signal Description
Table 3-1
gives details on signals names classified by peripheral.
Table 3-1.
Signal Description List
Signal Name
Function
Type
Active
Level
Voltage
reference
Comments
Power Supplies
VDDIO
See
Table 5-1 on page 13
Power
3.0V to 3.6V
VDDBU
Power
1.6V to 3.6V
2.5V to 3.6V
(1)
2.5V to 3.6V
(2)
VDDIN
Power
VDDLCD
Power
VDDOUT
Power
1.2V
VDDPLL
Power
1.08V to 1.32V
VDDCORE
Power
1.08V to 1.32V
VDDPLL PLC
Power
1.2V
VDDIN PLC
Power
3.0V to 3.6V
VDDOUT PLC
Power
1.2V
VDDIN AN
Power
3.0V to 3.6V
VDDOUT AN
Power
1.2V
GND
Power
AGND
Power
Clocks, Oscillators and PLLs
XIN
Main Crystal Oscillator Input
Analog
Digital
VDDIO
XOUT
Main Crystal Oscillator Output
XIN32
Slow Clock Crystal Oscillator Input
Analog
Digital
VDDBU
XOUT32
Slow Clock Crystal Oscillator Output
PCK0 - PCK2
Programmable Clock Output
Output
VDDIO
CLKEA
PLC External Clock Input
Input
VDDIO
CLKEB
PLC External Clock Input/Output
I/O
VDDIO
CLKOUT
10MHz External Clock Output
Output
VDDIO
Real Time Clock
RTCOUT0
Programmable RTC waveform output
Output
VDDIO
To use this pin, the JTAG
interface must be used in
SWD Mode
FWUP
Force Wake-up input
Input
Low
VDDBU
External Pull-up needed
TMP0
Anti-tampering Input 0
Input
VDDBU
TMP1 - TMP3
Anti-tampering Inputs 1 to 3
Input
VDDIO
SHDN
Active Low Shut-down Control
Output
VDDBU
0: The device is in
Backup mode
1: The device is running
(not in Backup mode)
Serial Wire / JTAG Debug Port - SWJ-DP
JTAGSEL
JTAG Selection
Input
High
VDDBU
Permanent Internal
pull-down.
(3)