![](http://datasheet.mmic.net.cn/Maxim-Integrated-Products/DS26900LN-_datasheet_97062/DS26900LN-_14.png)
__________________________________________________________________________________________DS26900
14
NAME
PIN
TYPE
FUNCTION
GPIO[2]
15
Ipd/O
General-Purpose Input/Output Bit 2. (Internal 20k
Pulldown) This pin is a general-
purpose input/output, which can be read or driven via a register bit. This pin is in input
mode after a global reset.
GPIO[1]
16
Ipd/O
General-Purpose Input/Output Bit 1. (Internal 20k
Pulldown) This pin is a general-
purpose input/output, which can be read or driven via a register bit. This pin is in input
mode after a global reset.
GPIO[0]
17
Ipd/O
General-Purpose Input/Output Bit 0. (Internal 20k
Pulldown) This pin is a general-
purpose input/output, which can be read or driven via a register bit. This pin is in input
mode after a global reset.
MGNT1
18
O
Master Grant 1 (Active Low). Asserted low when Test Master 1 is the arbitrated
master.
TMREQ1
19
Ipu
Test Master 1 Master Request (Active Low). (Internal 10k
Pullup) When EREQ is
inactive and
TMREQ1 is active, this pin selects the test master port 1 as the master.
When switching
TMREQ1, none of the master clocks should be toggling.
TDI1
20
Ipu/O
Test Master 1 Test Port Serial Data Input
Master Mode = Input
Slave Mode = Output
When PREN = VDD, an internal 10k pullup resistor is connected to this pin.
TDO1
21
I/O
Test Master 1 Test Port Serial Data Out
Master Mode = Output
Slave Mode = Input
When PREN = VDD, an internal 10k pullup resistor is connected to this pin.
TCK1
22
Ipd/O
Test Master 1 Test Port Clock
Master Mode = Input
Slave Mode = Output
When PREN = VDD, an internal 20k pulldown resistor is connected to this pin.
TRST1
23
Ipu / O
Test Master 1 Test Port Test Reset (Active Low). Asserting this pin low (when
master) puts the DS26900 into configuration mode, allowing access to the Switch
TAP Controller. Toggling
TRST1 when not the arbitrated master has no effect. This
pin does not directly affect secondary port resets.
Master Mode =
TRST1 Input
Slave Mode =
TRST1 Output
When PREN = VDD, an internal 10k pullup resistor is connected to this pin.
TMS1
24
Ipd/O
Test Master 1 Test Port Test Mode Select
Master Mode = Input
Slave Mode = Output
When PREN = VDD, an internal 20k pulldown resistor is connected to this pin.
MGNT2
25
O
Master Grant 2 (Active Low). Asserted low when Test Master 2 is the arbitrated
master.
VSS
26, 48,
108, 133
P
Ground Reference. All VSS signals should be tied together.
TMREQ2
27
Ipu
Test Master 2 Master Request (Active Low). (Internal 10k
Pullup) When EREQ
and
TMREQ1 are inactive and TMREQ2 is active, this pin selects the test master
port 2 as the master. When switching
TMREQ2, none of the master clocks should be
toggling.
TDI2
28
Ipu/O
Test Master 2 Test Port Serial Data Input
Master Mode = Input
Slave Mode = Output
When PREN = VDD, an internal 10k pullup resistor is connected to this pin.