- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1915 > DS26504LNB2+ (Maxim Integrated Products)IC T1/E1/J1 64KCC ELEMENT 64LQFP PDF資料下載
參數(shù)資料
| 型號： | DS26504LNB2+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 112/129頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC T1/E1/J1 64KCC ELEMENT 64LQFP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 160 |
| 功能： | BITS 元件 |
| 接口： | 64KCC，E1，T1 |
| 電路數(shù)： | 1 |
| 電源電壓： | 3.14 V ~ 3.47 V |
| 電流 - 電源： | 150mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（10x10） |
| 包裝： | 管件 |
| 包括： | * |
| 其它名稱： | 90-26504+NB2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁當前第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁
DS26504 T1/E1/J1/64KCC BITS Element
83 of 129
The transmit line drive has two modes of operation: fixed gain or automatic gain. In the fixed gain mode,
the transmitter outputs a fixed current into the network load to achieve a nominal pulse amplitude. In the
automatic gain mode, the transmitter adjusts its output level to compensate for slight variances in the
network load. See the Transmit Line Build-Out Control (TLBC) register for details.
13.3.1 Transmit Short-Circuit Detector/Limiter
The DS26504 has an automatic short-circuit limiter that limits the source current to approximately 50mA
(RMS) on the network side of the transformer in E1 modes of operations and 70mA (RMS) on the
network side of the transformer in T1 modes of operation. These values are approximate and are not
guaranteed by production testing. This feature can be disabled by setting the SCLD bit (LIC2.1) = 1.
TCLE (SR1.2) provides a real-time indication of when the current limiter is activated. If the current
limiter is disabled, TCLE will indicate that a short-circuit condition exists. Status Register SR1.2 provides
a latched version of the information, which can be used to activate an interrupt when enable via the IMR1
register. When set low, the TPD bit (LIC1.0) will power-down the transmit line driver and three-state the
TTIP and TRING pins.
13.3.2 Transmit Open-Circuit Detector
The DS26504 can also detect when the TTIP or TRING outputs are open circuited. TOCD (SR1.1) will
provide a real-time indication of when an open circuit is detected. SR1 provides a latched version of the
information (SR1.1), which can be used to activate an interrupt when enabled via the IMR1 register. The
functionality of these bits is not guaranteed by production testing.
13.3.3 Transmit BPV Error Insertion
When IBPV (LIC2.5) is transitioned from a zero to a one, the device waits for the next occurrence of
three consecutive ones to insert a BPV. IBPV must be cleared and set again for another BPV error
insertion.
13.3.4 Transmit G.703 Section 13 Synchronization Signal (E1 Mode)
The DS26504 can transmit the 2.048MHz square-wave synchronization clock. To transmit the 2.048MHz
clock, when in E1 mode, set the mode configuration bits in the Mode Configuration Register (MCREG).
13.4 MCLK Pre-Scaler
A 2.048MHz x 2N (where N = 0 to 3), 1.544MHz x 2N (where N = 0 to 3), or 12.8MHz (available in
CPU interface mode only) clock must be applied to MCLK. A pre-scaler (divide by 2, 4, or 8) and PLLs
are selected to product an internal 2.048MHz or 1.544MHz clock. ITU specification G.703 requires an
accuracy of ±50ppm for both T1 and E1. TR62411 and ANSI specs require an accuracy of ±32ppm for
T1 interfaces. A pre-scaler divides the 16.384MHz, 12.8MHz, 8.192MHz, or 4.096MHz clock down to
2.048MHz. An on-board PLL for the jitter attenuator converts the 2.048MHz clock to a 1.544MHz rate
for T1 applications. Setting JACKS0 (LIC2.3) to logic 0 bypasses this PLL.
13.5 Jitter Attenuator
The DS26504’s jitter attenuator can be set to a depth of either 32 bits or 128 bits via the JABDS bit
(LIC1.2). The 128-bit mode is used in applications where large excursions of wander are expected. The
32-bit mode is used in delay-sensitive applications. The characteristics of the attenuation are shown in
Figure 13-10 and Figure 13-11. The jitter attenuator can be placed in either the receive path or the
transmit path by appropriately setting or clearing the JAS bit (LIC1.3). The jitter attenuator can also be
disabled (in effect, removed) by setting the DJA bit (LIC1.1). Either the recovered clock from the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS26514G+ | IC TXRX T1/E1/J1 4PORT 256-CSBGA |
| DS26518NB1+ | IC TXRX T1/E1/J1 8PORT 256-CSBGA |
| DS26519GN+ | IC TXRX T1/E1/J1 16PRT 484-HSBGA |
| DS26521L+ | IC TXRX T1/E1/J1 64-LQFP |
| DS26522GN+ | IC TXRX T1/E1/J1 DUAL 144CSBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS26504LNB2+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC E1/T1/J1/64Kcc Bits Element RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS26514 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:4-Port T1/E1/J1 Transceiver Fully Internal Impedance Match, No External Resistor |
| DS26514_11 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:4-Port T1/E1/J1 Transceiver Fully Internal Impedance Match, No External Resistor |
| DS26514DK | 功能描述:網(wǎng)絡(luò)開發(fā)工具 DS26514 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V |
| DS26514G | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。