- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1915 > DS26324GNA2+ (Maxim Integrated Products)IC INTERFACE LINE 16CH 256-CSBGA PDF資料下載
參數(shù)資料
| 型號： | DS26324GNA2+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 116/120頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC INTERFACE LINE 16CH 256-CSBGA |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 40 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動器/接收器數(shù)： | 16/16 |
| 規(guī)程： | LIN |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 256-LBGA，CSBGA |
| 供應(yīng)商設(shè)備封裝： | 256-CSBGA（17x17） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁當(dāng)前第116頁第117頁第118頁第119頁第120頁
DS26324 3.3V, 16-Channel, E1/T1/J1 Short-Haul Line Interface Unit
95 of 120
7.2
Instruction Register
The instruction register contains a shift register as well as a latched parallel output and is 3 bits in length. When the
TAP controller enters the Shift-IR state, the instruction shift register will be connected between TDI and TDO. While
in the Shift-IR state, a rising edge on TCLK with TMS LOW will shift the data one stage towards the serial output at
TDO. A rising edge on TCLK in the Exit1-IR state or the Exit2-IR state with TMS HIGH will move the controller to
the update-IR state. The falling edge of that same TCLK will latch the data in the instruction shift register to the
instruction parallel output. Instructions supported by the DS26324 and its respective operational binary codes are
shown in Table 7-1.
Table 7-1. Instruction Codes for IEEE 1149.1 Architecture
INSTRUCTION
SELECTED REGISTER
INSTRUCTION CODES
EXTEST
Boundary Scan
000
HIGHZ
Bypass
010
CLAMP
Bypass
011
SAMPLE/PRELOAD
Boundary Scan
100
IDCODE
Device Identification
110
BYPASS
Bypass
111
7.2.1
EXTEST
This allows testing of all interconnections to the device. When the EXTEST instruction is latched in the instruction
register, the following actions occur. Once enabled via the Update-IR state, the parallel outputs of all digital output
pins will be driven. The Boundary Scan Register will be connected between TDI and TDO. The Capture-DR will
sample all digital inputs into the Boundary Scan Register.
7.2.2
HIGHZ
All digital outputs of the device will be placed in a high-impedance state. The Bypass Register will be connected
between TDI and TDO.
7.2.3
CLAMP
All digital outputs of the device will output data from the boundary scan parallel output while connecting the Bypass
Register between TDI and TDO. The outputs will not change during the CLAMP instruction.
7.2.4
SAMPLE/PRELOAD
This is a mandatory instruction for the IEEE 1149.1 specification that supports two functions. The digital I/Os of the
device can be sampled at the Boundary Scan Register without interfering with the normal operation of the device
by using the Capture-DR state. SAMPLE/PRELOAD also allows the device to shift data into the Boundary Scan
Register via TDI using the Shift-DR state.
7.2.5
IDCODE
When the IDCODE instruction is latched into the Parallel Instruction Register, the Identification Test Register is
selected. The device identification code will be loaded into the Identification Register on the rising edge of TCLK
following entry into the Capture-DR state. Shift-DR can be used to shift the identification code out serially via TDO.
During Test-Logic-Reset, the identification code is forced into the Instruction Register’s parallel output. The ID code
will always have a 1 in the LSB position. The next 11 bits identify the manufacturer’s JEDEC number and number
of continuation bytes followed by 16 bits for the device and 4 bits for the version Table 7-2. Table 7-3 lists the
device ID code for the DS26324.
7.2.6
BYPASS
When the BYPASS instruction is latched into the Parallel Instruction Register, TDI connects to TDO through the
one-bit test Bypass Register. This allows data to pass from TDI to TDO not affecting the device’s normal operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS26334GN+ | IC INTERFACE LINE 16CH 256-CSBGA |
| DS26401N+ | IC OCTAL FRAMER T1/E1/J1 256-BGA |
| DS26504LNB2+ | IC T1/E1/J1 64KCC ELEMENT 64LQFP |
| DS26514G+ | IC TXRX T1/E1/J1 4PORT 256-CSBGA |
| DS26518NB1+ | IC TXRX T1/E1/J1 8PORT 256-CSBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS26324GNA2+ | 功能描述:電信集成電路 RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| DS26324GNA2+W | 制造商:Maxim Integrated Products 功能描述:FRAMER E1/J1/T1 3.3V 256PIN TE-CSBGA - Rail/Tube |
| DS26324GNA3 | 功能描述:電信集成電路 3.3V E1/T1/J1 16Ch Short Haul Octal LIU RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| DS26324GNA3+ | 功能描述:電信集成電路 3.3V E1/T1/J1 16Ch Short Haul Octal LIU RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| DS26324N | 制造商:Maxim Integrated Products 功能描述:DS26324 X16 T1E1J1 LIU S-HAUL IND - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。